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Abstract 
Cal Poly SuPER System Photovoltaic Array
Universal DC-DC Step Down Converter
Joseph Witts 
Standard converter topologies are usually presented with a voltage source as the 
input supply to the converters. However, a photovoltaic (PV) array has the I-V 
characteristics of a current source not a voltage source. This thesis details the design 
process ofmodifying the standard Buck and synchronous Buck converter topologies to 
function with either a voltage or current source input, making them universal DC-DC step 
down converters. This is accomplished by placing a capacitor at the converter's input to 
supply the pulsating current required for the Buck topologies to function properly. The 
equations for determining the capacitor's size and RMS current rating are derived, and a 
prototype of each topology was constructed and analyzed. Also, the issues that arose 
during the integration of the converter's into the SuPER system are discussed. 
The Cal Poly Sustainable Power for Electrical Resources (SuPER) project seeks 
to build a stand alone photovoltaic (PV) unit that can supply the energy needs of a single 
family home. Before the start of this thesis the SuPER project was using an off-the-shelf 
DC-DC converter to step down the PV array's voltage, perform maximum power point 
tracking, and act as a charge controller for the battery. One goal ofthe project is to have 
a Cal Poly built DC-DC converter that can perform all the functions of the off-the-shelf 
DC-DC converter currentlybeing used. 
IV 
Acknowledgements 
I would like to acknowledge both Dr. Ali Shaban and Dr. James Harris for their 
support throughout the two years I spent working on the SuPER project. I would also 
like to express my appericiation to Dr. Ahmad Nafisi for reviewing this thesis, and his 
important feedback. I would also like to thank everyone that has made contributions to 





Table of Contents 
List ofFigures ix
List ofTables xiii
Chapter 1: Introduction 1
1.1 The SuPER Project 1
1.2 Personal Involvement. 1
1.3 Photovoltaic Array I-V Characteristics 1
1.5 Thesis Objectives 2
1.6 Document Overview 3
Chapter 2: Buck Converter 5
2.1 Buck Converter Current Voltage Relationship 5
2.1.1 Switch Turned On 6
2.1.2 Switch Turned Off 7
2.1.3 Critical Component Values 8
2.2 Ideal Buck Converter Design 11
2.2.1 Parameters 11
2.2.2 Inductor Calculation 12
2.2.3 Capacitor Calculation 13
2.2.4 Diode and Switch 13
2.3 Ideal PSpice Simulation 13
2.3.1 Simulation at Ten Percent Load 14
2.3.2 Theoretical and Simulation Comparison 16
2.4 Standard Topology Limitations 16
2.4.1 Voltage Source Input 17
2.4.2 Current Source Input 17
Chapter 3: Universal Buck Converter. 18
3.1 Input Capacitor Derivation 18
3.2 Ideal Universal Buck Converter Design 20
3.2.1 Inductor Current Values at Full Load 21
3.2.2 Input Capacitor 21
3.3 Ideal PSpice Simulation 22
3.3.1 Simulation at Full Load 22
3.3.2 Theoretical and Simulation Comparison 25
3.4 Component Selection for Actual Design 25
3.4.1 MOSFET 25
3.4.2 Gate Driver 26
3.4.3 PIC to Gate Driver Interface 27
3.4.4 Inductor 28
3.4.5 Capacitors 28
3.4.6 Freewheeling Diode 29
3.5 Theoretical Efficiency 31
3.5.1 MOSFET Switching Losses 31
3.5.2 MOSFET Conduction Losses 32
3.5.3 MOSFET Gate Losses 32
3.5.4 Diode Conduction Losses 33
VI 
3.5.4 Inductor Losses 33
3.5.5 Theoretical Efficiency Calculation 34
3.6 Heat Sink Calculation 35
3.6.1 MOSFET 35
3.6.2 Diode 37
3.7 Modification for Battery Load 38
3.8 Universal Buck Converter Prototype Testing 39
3.8.1 Test Setup 40
3.8.2 Different Converter Configuration Noise Results , 41
3.8.3 Efficiency 42
Chapter 4: Universal Synchronous Buck Converter 44
4.1 Component Selection 44
4.1.1 Gate Driver 45
4.1.2 Inductor 47
4.1.3 Input Capacitor. 48
4.2 Modification for Battery Load 48
4.3 Theoretical Efficiency 49
4.3.1 High Side MOSFET SwitchingLosses 49
4.3.2 High Side MOSFET Conduction Losses 50
4.3.3 Low Side MOSFET Switching Losses 50
4.3.4 Low Side MOSFET Conduction Losses 50
4.3.5 MOSFET Gate Losses 50
4.3.6 Freewheeling Diode Conduction Losses 50
~.7 Inductor Losses 51
4.3.8 Output Diode Conduction Losses 51
4.3.9 Theoretical Efficiency Calculation 52
4.4 Heat Sink Calculations 53
4.4.1 High Side MOSFET 53
4.4.2 Output Diode 54
4.5 Universal Synchronous Buck Converter Prototype Testing 54
4.5.1 Test Setup 55
4.5.2 Different Converter Configuration Noise Results 55
4.5.3 Efficiency 56
4.5.4 Efficiency Comparison with Universal Buck Converter 58
Chapter 5: Converter Implementation into SuPER. 59
5.1 SuPER Control System as Found 59
5.2 Simulink Simulation Control Code 60
5.2.1 Implementation 60
5.2.2 Results 62
5.3 Improved Control Algorithm 63
5.3.1 Improvements 63
5.3.2 Results 64
5.3.3 Converter Control Code Difference 65
Chapter 6: Conclusion 66
6.1 Achievements 66
6.2 Future Recommendations 67
Vll 
Bibliography 70
Appendix A: Universal Buck Converter Testing Configuration 1 73
A.1 No Load Waveforms 73
A.2 Full Load Waveforms 75
Appendix B: Universal Buck Converter Testing Configuration 2 81
B.l Full Load Waveforms 81
Appendix C: Universal Buck Converter Testing Configuration 3 87
C.l No Load Waveforms 87
C.2 Full Load Waveforms 89
Appendix D: Universal Buck Converter Testing Configuration 4 94
D.1 Full Load Waveforms 94
Appendix E: Universal Buck Converter Testing Configuration 5 98
E.1 No Load Waveforms 98
E.2 Full Load Conditions 98
Appendix F: Universal Buck Converter Testing Configuration 6 103
F.1 No Load Waveforms 103
F.2 Full Load Condition 104
Appendix G: Universal Buck Converter Testing Configuration 7 108
G.1 No Load Waveforms 108
G.2 Full Load Waveforms 109
G.3 Battery Load Waveforms 112
Appendix H: Universal Synchronous Buck Converter Testing Configuration 1 114
H.1 No Load Waveforms 114
H.2 Full Load Waveforms 118
Appendix I: Universal Synchronous Buck Converter Testing Configuration 2 125
1.1 No Load Waveforms 125
1.2 Full Load Waveforms 130
Appendix J: Universal Synchronous Buck Converter Testing Configuration 3 137
J.1 No Load Waveform 137
J.2 Full Load Waveforms 138
Appendix K: Universal Synchronous Buck Converter Testing Configuration 4 146
K.l Full Load Waveforms 146
Appendix L: Analysis of Senior Project Design 150
L.1 Summary ofFunctional Requirements 150
L.2 Primary Constraints 150
L.3 Economics 151





L.9 Health and S<;tfety 155
L.10 Social and Political 155
L.ll Development. 155
Vlll 
List of Figures 
Figure 1.1 - BP SX 150 I-V Characteristics [2] 2
Figure 2.1 - Buck Converter Topology 5
Figure 2.2 - Buck Converter Circuit when Switch is On 7
Figure 2.3 - Buck Converter Circuit when Switch is Off 8
Figure 2.4 - 10% Load Simulation with Voltage Source Input 14
Figure 2.5 - Output Voltage Ripple and Average Value 14
Figure 2.6 - Current in S2 Representing Diode Current 15
Figure 2.7 - Current in S1 Representing Input Current.. 15
Figure 2.8 - Average Current Values 15
Figure 2.9 - Inductor and Capacitor Current.. 16
Figure 3.1 - Universal Buck Converter 18
Figure 3.2 - Universal Buck Converter Circuit when Switch is On 19
Figure 3.3 - Universal Buck Converter Circuit when Switch is OfL 19
Figure 3.4 - Ideal Universal Buck Converter at Full Load 22
Figure 3.5 - Average Output Voltage and Ripple at Full Load 23
Figure 3.6 - Inductor and Capacitor Ripple Current at Full Load 23
Figure 3.7 - Average Current Values 23
Figure 3.8 - Input Capacitor, Switch, and Current Source Current 24
Figure 3.9 - Input Capacitor RMS Current 24
Figure 3.10 - Average Input Capacitor Voltage and Ripple 24
Figure 3.11 - IRS2117 High Side Gate Driver [8] 27
Figure 3.12 - MM74C906N Open Drain Buffer [9]. 28
Figure 3.13 - MBR2045CT Pin Connections [11] 30
Figure 3.14 - MBR2045CT Diode Current Voltage Characteristics Per Leg [11] 30
Figure 3.15 - MOSFET's VGS vs. QG Curve [13] 33
Figure 3.16 - MOSFET Thermal Model without Heatsink 36
Figure 3.17 - MOSFET Thermal Model with Heatsink 37
Figure 3.18 - Diode Thermal Model with Heatsink 38
Figure 3.19 - Modification for Battery Load [20] 39
Figure 3.20 - Universal Buck Converter Prototype Schematic 40
Figure 3.21 - Universal Buck Converter Efficiency Comparison 43
Figure 4.1 - Universal Synchronous Buck Converter 44
Figure 4.2 - IRS2003 Gate Driver [22] 46
Figure 4.3 - IRS2004 Gate Driver [23] 46
Figure 4.5 - Universal Synchronous Buck Converter Prototype Schematic 55
Figure 4.6 - Universal Synchronous Buck Converter Efficiency Comparison 57
Figure 4.7 - Converter Prototypes Efficiency Comparison 58
Figure 5.1 - Simulink Control Code Flowchart 62
Figure 5.2 - Improved Control Code Flowchart 64
Figure A.l - Vgate Rise Time (Ch 1) and Vout (Ch 2) 73
Figure A.2 - Vgate Fall Time (Ch 1) and Vout (Ch 2) 74
Figure A.3 - Vgate (ChI) and Vout (Ch 2) During MOSFET Tum On 74
IX 
Figure A4 - Vgate (ChI) and Vout (Ch 2) During MOSFET Turn OfL 75
Figure A.5 ~ Vgate Measurement (Ch 1) and Vout (Ch 2) 76
Figure A6 - Vgate (Ch 1) and Vout Measurement (Ch 2) 76
Figure A7 - Vgate (Ch 1) and Zoomed in Vout (Ch 2) 77
Figure A.8 - Vgate (Ch 1) and Gate Driver PWM Input (Ch 2) 77
Figure A.9 - Vgate (Ch 1) and Vdiode Undershoot (Ch 2) 78
Figure Ala - Vgate (Ch 1) and Vdiode Overshoot (Ch 2) 78
Figure All - MOSFET Drain Voltage (Ch 1) and MOSFET Source Voltage (Ch 2) 79
Figure A.I2 - Vos Turn On Undershoot.. 79
Figure A. 13 - Vos Turn OffOvershoot. 80
Figure B.I - Vgate Measurements (ChI) and Vout (Ch 2) 82
Figure B.2 - Vgate (ChI) and Vout Measurements (Ch 2) with Snubber. 82
Figure B.3 - Vgate (ChI) and Vout Zoomed In (Ch 2) 83
Figure BA - Vgate (ChI) and Vdiode Turn On Undershoot (Ch 2) 83
Figure B.5 - Vgate (ChI) and Vdiode Turn OffOvershoot (Ch 2) 84
Figure B.6 - MOSFET Drain Voltage (Ch 1) and MOSFET Source Voltage (Ch 2) 84
Figure B.7 - MOSFET Drain Voltage (Ch 1) and 85
Figure B.8 - Vos Turn On Undershoot.. 85
Figure B.9 - Vos Turn Off Overshoot 86
Figure C.I - Vgate Rise Time (Ch 1) and Vout (Ch 2) 87
Figure Co2 - Vgate Fall Time (Ch 1) and Vout (Ch 2) 88
FigureC.3 - Vgate (ChI) and Vout Noise (Ch 2) During MOSFET Turn On 88
Figure CA - Vgate (ChI) and Vout Noise (Ch 2) During MOSFET Turn Off 89
Figure C.5 - Vgate Measurements (Ch1) and Vout (Ch 2) 90
Figure C.6 - Vgate (ChI) and Vout Measurements (Ch 2) 90
Figure C.7 - Vgate (ChI) and Vout ZoomedIn (Ch 2) 91
Figure C.8 - Vgate (Ch 1) and Gate Driver PWM Input (Ch 2) 91
Figure C.9 - Vgate (ChI) and Vdiode (Ch 2) 92
Figure C.10 - MOSFET Drain Voltage (Ch 1) and MOSFET Source Voltage (Ch 2) 92
FigureC.11 - Vos Turn On Undershoot.. 93
Figure C.12 - Vos Turn OffOvershoot.. 93
Figure D.1- Vgate (ChI) and Vout Measurements (Ch 2) 95
Figure D.2 - Vgate (ChI) and Vout Zoomed In (Ch 2) 95
Figure D.3 - Vgate (ChI) and Vdiode Turn Off Overshoot (Ch 2) 96
Figure DA - MOSFET Drain Voltage (Ch 1) and MOSFET Source Voltage (Ch 2) 96
Figure D.5 - Vos Turn On Undershoot 97
Figure D.6 - Vos Turn OffOvershoot. 97
Figure E.1- Vgate (ChI) and Vout (Ch 2) No Load 98
Figure E.2 - Vgate (Ch1) and Vout Measurements (Ch 2) 99
Figure E.3 - Vgate (ChI) and Vout Zoomed In (Ch 2) 100
Figure EA - Vgate (ChI) and Vdiode Turn Off Overshoot (Ch 2) 100
Figure E.5 - MOSFET Drain Voltage (Ch 1) and MOSFET Source Voltage (Ch 2) 101
Figure E.6 - Vos Turn On Undershoot.. 101
Figure E.7 - Vos Turn OffOvershoot 102
FigureF.1 - Vgate (ChI) and Vout Measurements (Ch 2) 103
Figure F.3 - Vgate (ChI) and Vout Zoomed In (Ch 2) 105
x 
Figure FA - Vgate (ChI) and Vdiode Turn OffOvershoot (Ch 2) 105
Figure F.5 - MOSFET Drain Voltage (Ch 1) and MOSFET Source Voltage (Ch 2) 106
Figure F.6 - VDS Tum On Undershoot 106
Figure F.7 - VDS Tum OffOvershoot.. 107
Figure G.1- Vgate (ChI) and Vout (Ch 2) No Load 108
Figure G.2 - Vgate (ChI) and Vout (Ch 2) 109
Figure G.3 - Vgate (ChI) and Vdiode Tum OffOvershoot (Ch 2) 110
Figure GA - MOSFET Drain Voltage (Ch 1) and MOSFET Source Voltage (Ch 2) 110
Figure G.5 - VDS Tum On Undershoot.. 111
Figure G.6 - VDS Tum OffOvershoot.. 111
Figure G.7 - Bootstrap Capacitor Voltage (Ch 1) and Vout (Ch 2) 113
Figure G.8 - Bootstrap Capacitor Voltage (Ch 1) and Vout (Ch 2) 113
Figure H.l- VgateHigh Side Noise (Ch 1) and Vgate Low Side (Ch 2) 115
Figure H.2 - Vgate High Side (Ch 1) and Vgate Low Side Noise (Ch 2) 115
Figure H.3 - Vgate High Side (Ch 1) and Vgate Low Side (Ch 2) During PWM High 116
Figure H.4 - Vgate High Side (Ch 1) and Vgate Low Side (Ch 2) During PWM Low 116
Figure H.5 - Vgate High Side (Ch 1) and Vout Peak: Oscillation (Ch 2) 117
Figure H.6 - Vgate High Side (Ch 1) and Vout Oscillation Frequency (Ch 2) 117
Figure H.7 - Vgate High Side Rise Time (Ch 1) and Vout (Ch 2) 118
Figure H.8 - Vgate High Side Fall Time (Ch 1) and Vout (Ch 2) 118
Figure H.9 - Vgate High Side Measurements (Ch 1) and Vout (Ch 2) 119
Figure H.10 - Vgate High Side (Ch 1) and Vout Measurements (Ch 2) 120
Figure H.11 - Vgate High Side (Ch 1) and Vout Measurements (Ch 2) 120
Figure H.12 - Vgate High Side (Ch 1) and Gate Driver PWM Input (Ch 2) 121
Figure H.13 - Vgate Low Side (Ch 1) and Gate Driver PWM Input (Ch 2) 121
Figure H.14 - Vgate High Side (Ch 1) and Vdiode (Ch 2) 122
Figure H.15 - Vgate Low Side (Ch 1) and Vdiode (Ch 2) 122
Figure H.16 - High Side Drain Voltage (Ch 1) and High Side Source Voltage (Ch 2).123
Figure H.17 - High Side Vds Turn On Undershoot 123
Figure H.18 - High Side Vds Tum Ofr Overshoot.. 124
Figure 1.1 - Vgate High Side Tum OffNoise (Ch 1) and Vgate Low Side (Ch 2) 126
Figure 1.2 - Vgate High Side (Ch 1) and Vgate Low Side Tum On Noise (Ch 2) 126
Figure 1.3 - Vgate High Side (Ch 1) and Vgate Low Side (Ch 2) During PWM High 127
Figure 1.4 - Vgate High Side (Ch 1) and Vgate Low Side (Ch 2) During PWM Low 127
Figure 1.5 - Vgate High Side(Ch 1) and Vout Peak: Oscillation (Ch 2) 128
Figure 1.6 - Vgate High Side (Ch 1) and Vout Peak: Oscillation Frequency (Ch 2) 128
Figure 1.7 - Vgate High Side Rise Time(Ch 1) and Vout (Ch 2) 129
Figure 1.8 - Vgate High Side Fall Time (Ch 1) and Vout (Ch 2) 129
FigureI.9 - Vgate High Side Measurements (Ch 1) and Vout (Ch 2) 131
Figure 1.10 - Vgate High Side (Ch 1) and Vout Measurements (Ch 2) 131
Figure 1.11- Vgate High Side (Ch 1) and Gate Driver PWM Input (Ch 2) 132
Figure 1.12 - Vgate Low Side (Ch 1) and Gate Driver PWM Input (Ch 2) 132
Figure 1.13 - Vgate High Side Measurements (Ch 1) and Vdiode Undershoot (Ch 2) 133
Figure 1.14 - Vgate High Side Measurements (Ch 1) and Vdiode Overshoot (Ch 2) 133
Figure 1.15 - Low Side Gate Voltage Undershoot (Ch 1) and Vdiode (Ch 2) 134
Figure 1.16 - Vgate Low Side Noise (Ch 1) and Vdiode (Ch 2) 134
Xl 
Figure 1.17 - High Side Drain Voltage (Ch 1) and High Side Source Voltage (Ch 2) 135
Figure 1.18 - High Side Vds Tum On Undershoot 135
Figure 1.19 - High Side Vds Tum Off Overshoot 136
Figure J.1 - Vgate High Side (Ch 1) and Vout Oscillation (Ch 2) 137
Figure J.2 - Vgate High Side (Ch 1) and Vout Peak Noise (Ch 2) 138
Figure J.3 - Vgate High Side (Ch 1) and Vout (Ch 2) 139
FigureJA - Vgate High Side (Ch 1) and Vout Zoomed In (Ch 2) During PWM High 140
Figure 1.5 - Vgate High Side (Ch 1) and Vout (Ch 2) High Side Gate Tum OffNoise 140
Figure J.6 - Vgate High Side (Ch 1) and Gate Driver PWM Input (Ch 2) 141
Figure J.7 - Vgate Low Side(Ch 1) and Gate DriverPWM Input (Ch 2) 141
Figure J.8 - Vgate High Side (Ch,1) and Vdiode Tum On Undershoot (Ch 2) 142
Figure J.9 - Vgate High Side (Ch 1) and Vdiode Tum OffOvershoot (Ch 2) 142
Figure J.10 - Vgate Low Side Noise (Ch 1) and Vdiode (Ch 2) During Diode Tum Off... 143
Figure J.11- Vgate Low Side Noise (Ch 1) and Vdiode (Ch 2) During Diode Tum On ... 143
Figure J.12 - High Side Drain Voltage (Ch 1) and High Side Source Voltage (Ch 2) .. 144
Figure J.13 - High Side Vds Tum On Undershoot.. 144
Figure J.14 - High Side Vds Tum OffOvershoot.. 145
Figure K.1 - Vgate High Side Undershoot (Ch 1) and Vout (Ch 2) 147
Figure K.2 - Vgate High Side (Ch 1) and Vout Noise (Ch 2) During PWM High 147
Figure K.3 - Vgate High Side (Ch 1) and Vout Noise (Ch 2) During PWM Low 148
Figure KA - Vgate High Side (Ch 1) and Vdiode Tum On Undershoot (Ch 2) 148
Figure K.5 - Vgate High Side (Ch 1) and Vdiode Tum OffOvershoot (Ch 2) 149
Figure K.6 - Vout (Ch 1) and Vdiode (Ch 2) 149
Xll 
List of Tables
Table 1.1 - Initial DC-DC Converter Specifications [3] 3
Table 1.2 - Modified DC-DC Converter Specifications 3
Table 2.1 - Buck Converter Data Comparison 16
Table 3.1 - Universal BuckConverter Data Comparison 25
Table 3.2 - Universal Buck Converter Theoretical Efficiency 34
Table 3.3 - Thermal Elements and Analogous Electrical Element [10]. 35
Table 3.4 - Universal Buck Noise Data Table 42
Table 3.5 - Universal Buck Testing Configurations 42
Table 3.6 - Universal Buck Converter Prototype Efficiency Data 43
Table 4.1 - Universal Synchronous Buck Converter Theoretical Efficiency 53
Table 4.2 - Universal Synchronous Buck Noise Data Table 56
Table 4.3 - Universal Synchronous Buck Testing Configurations 56
Table 4.4 - Actual Universal Synchronous Buck Converter Efficiency Data 57
Table A.1 - Full Load Conditions for Configuration 1 76
Table B.1 - Full Load Conditions for Configuration 2 81
Table C.1 - Full Load Condition for Configuration 3 90
Table D.1 ,Full Load Conditions for Configuration 4 94
Table E.1 - Full Load Conditions for Configuration 5 99
Table F.1 - Full Load Conditions for Configuration 6 104
Table G.1 - Full Load Conditions for Configuration 7 109
Table G.2 - Condition for Charging Motorcycle Battery 112
Table H.1 - Full Load Conditions for Configuration 1 119
Table 1.1 - Full Load Conditions for Configuration 2 130
Table J.1 - Full Load Conditions for Configuration 3 139
Table K.1 - Full Load Conditions for Configuration 4 146
Table L.1 - Universal Buck Converter Component List 152
Table L.2 - Miscellaneous Universal Buck Converter Components 152
Table L.3 -Universal Synchronous Buck Converter Components 153
Table L.4 - Miscellaneous Universal Synchronous Buck Converter Components 153
Xlll 
Chapter 1: Introduction
1.1 The SuPER Project 
In 2005 the idea of the Sustainable Power for Electrical Resources (SuPER) 
project was introduced by Dr. James Harris's white paper [1], with the goal to develop a 
low cost sustainable source of electrical power to families in underdeveloped countries. 
It consists of a photovoltaic (PV) array for electricity generation, battery for energy 
storage, digital control system to perform maximum power point tracking (MPPT) and 
battery charge control, and various DC loads. 
1.2 Personal Involvement 
In fall of2006 I was first introduced to the SuPER project while trying to 
determine what I was going to do for my senior project. I was initially tasked with 
attaching an ultra-capacitor across battery, but also took on the task of developing a 
model of the DC motor to be used for computer simulations. While working on the 
project several groups attempted to develop a DC-DC converter to step down the PV 
array's voltage to the battery's bus voltage, but none were successful. In fall of2007 I 
decided to take on the challenge of developing the DC-DC converter and implementing it 
into the SuPER system for my master's thesis. 
1.3 Photovoltaic Array I-V Characteristics 
Figure 1.1 shows the current and voltage (I-V) characteristics ofthe BP SX 150 
PV array used for the SuPER projects solar energy source. These characteristics show 
the PV array behaving as a current source, in the sense that the current remains constant 
as the voltage varies. The standard Buck topology would have limited performance with 
1
a current source for its electrical power input, since the output current of the converter 










Q 5 ffl • ro ~ • ~ ~ • ~
Voltage (V)
Figure 1.1- BP SX 150 I-V Characteristics [2] 
1.5 Thesis Objectives 
The objective ofthis thesis is to modify the standard Buck converter topology to 
work with a current source input, and make the converter capable of supplying a higher 
output current than the source current. This will be accomplished by making the PV 
array appear to the converter as a voltage source, by placing a capacitor across the input 
of the converter. By accomplishing this the converter will behave as the standard Buck 
converter, and the same pulse width modulation (PWM) control algorithm can be used. 
The original DC-DC converter specifications can be seen in table 1.1, but the DC-DC 
converters in this thesis were designed to meet the modified specifications seen in table 
1.2. These modifications and additions to the specifications were made to aid in the 
design process. 
2 
To accomplish this thesis, two converter topologies were investigated. A 
universal Buck and universal synchronous Buck converter were designed, prototyped, 
and analyzed. Multiple versions of each converter were tested to improve the overall 
performance, and after individual testing was completed, the best performing 
configuration of each converter was selected for integrations into the SuPER system 
prototype. Now that the converters could be connected to the actual system, the PWM 
control code was tested and modified to increase the converter's overall performance. 








wide range, 0 to 40V 
4.75Amax 
150W, 80% efficiency target 
11.5V-14V 
13Amax 
Switching frequency 500kHz 








Continuous conduction mode 
Output voltage ripple 
Input voltage ripple 
1.6 Document Overview 
Value 
wide range, 0 to 40V 
4.75Amax 
150W, 80% efficiency target 
l1.5V-14V 
13Amax 
any practical value 
down to 10% of full load 
240mV 
100mV 
A review of a Buck converters current and voltage relationships are given in 
Chapter 2, and the equations needed for proper component selection for designing the 
3
converter are derived. A simulation of the designed ideal converter is conducted using 
PSpice, and the results are compared with the theoretical values. The limitations of a 
Buck converter are then discussed for both voltage and current source inputs. A solution 
is then presented in Chapter 3 that will overcome the converter's limitations with a 
current source input, and the necessary equations needed to design a universal Buck 
converter are derived. An ideal universal Buck converter is then simulated using PSpice, 
and the results are compared with the theoretical calculations. An actual universal Buck 
converter is then designed and tested in the lab, using a static PWM signal and power 
supplies. Chapter 4 goes through the design of a universal synchronous Buck converter, 
in the hopes of improving the converters overall efficiency. Chapter 5 discusses how the 
PWM signal is controlled to implement MPPT, battery charge control, and PV array 
voltage step down for both the universal Buck and synchronous Buck converters. The 
achievements of this thesis are discussed in Chapter 6, as well as future recommendations 
for the SuPER project. Appendices A through G show the voltage waveforms obtained 
during the testing of seven different universal Buck converter configurations, and 
appendices H through K show the waveforms for four different universal synchronous 
Buck converter configurations. And finally the senior project analysis form is presented 
in appendix L. 
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Chapter 2: Buck Converter 
A Buck converter, which is also known as a step down converter, acts as a DC 
transfonner in the sense that it allows the ability to step down the input voltage and 
increase the output current much like an AC step down transfonner. Figure 2.1 shows 
the Buck converter topology, where the ideal switch can be realized with a MOSFET. 
The Buck converter uses passive energy storage elements to transfer energy from the 
source to the load. When the switch is on, the input charges the inductor L to the output 
current necessary to produce the desired output voltage Vout across the load R. Once the 
output voltage is obtained the switch discOImects and the diode D provides an alternate 
path for the inductor current, which then begins to decay. The output capacitor C helps 
reduce the output voltage ripple caused by switching. The cycle repeats at the switching 
frequency and the duty cycle, which is ratio of time the switch is on compared to the 
switching period, detennines the output voltage [4]. 
Switch + VL 
L + 
Vout 
Vin o c R 
Figure 2.1 - Buck Converter Topology 
2.1 Buck Converter Current Voltage Relationship 
DC-DC converters can be difficult to analyze because they are nonlinear circuits. 
By using average values the nonlinear circuits can be analyzed using a linear model. The 
following sections derive the equations necessary to design an ideal Buck converter 
5
similar to Taufik [5], to familiarize the reader with how average values can be used to 
predict the converter's performance. The Buck converter can be represented by two 
circuits. One circuit represents the converter when the switch is turned on, and the 
second circuit represents the converter when the switch is turned off. Before the 
derivation can occur, some variables need to be defined and some assumptions made. 
For this derivation all components will be assumed lossless, and the converter will 
operate in constant current mode (CCM). CCM means that the inductor current will 
never go below zero in steady state operation. Also, average voltage and current values 
are represented by upper case letters, while time varying values are represented by lower 
case letters. 
Variables 
f =switching frequency 
T =switching period 
D =duty cycle 
R =load 
vL =inductor voltage 
iL =inductor current 
f':..i L = inductor ripple current 
f':.. VOIII =output ripple voltage 
Q= charge 
2.1.1 Switch Turned On 
When the switch is turned on the diode becomes reversed biased (figure 2.2), and 
energy is transferred from the source to the inductor, capacitor, and load. 
Using Kirchhoffs voltage law (KVL) the voltage across the inductor can be found by: 
(2.1) 
And the voltage across the inductor also equals: 
6 
v = L diL (2.2) 
L dt 
Setting equations (2.1) and (2.2) equal, and rearranging variables yields: 
diL - VVin OIlI
= (2.3)dt L 
Realizing that dh equals the change of inductor current (ripple) while the switch is 
closed, and dt equals the time the switch is closed, the following conclusion can be made: 
/'t.i L closed /'t.iL,closed Vin - VOIlI A • __ Vin - VOlll • D .T 
= = = => til L closed (2.4)D·T L ' L 
Switch On + VL 
v v v 
L + 
• Vout:~Vin 
-=- ~= C R 
-==­
---L 
Figure 2.2 - Buck Converter Circuit when Switch is On 
2.1.2 Switch Turned Off 
When the switch is turned off the inductor transfers energy to the load, and the 
diode becomes forward biased as seen in figure 2.3. This occurs because the current 
through an inductor can not change instantaneously, so the cathode of the diode is forced 
below ground by the inductor to insure a current path. 
Using KVL the voltage across the inductor can be found: 
= -V (2.5)VL OIlI 
And the voltage across the inductor also equals: 
7 
v = L diL (2.6) 
L dt 




Realizing that di[ equals the change of inductor current (ripple) while the switch is open, 
and dt equals the time the switch is open, the following conclusion can be made: 
= f'..i L,open = f'..i L,open =_ VOIlI => f'..i =_VOIlI • (1 _D). T (2.8)T - D .T (1 - D)· T L L,open L 
Switch Off + VL 
L + 
• VoutVin __ c R 
Figure 2.3 - Buck Converter Circuit when Switch is Off 
2.1.3 Critical Component Values 
Since the inductor current magnitude at the end of the switching period must 
equal the inductor current magnitude at the beginning of the next period at steady state, 
the change in current over the switching period must equal zero. Using this knowledge 
yields the following: 
f'..i L,period = f'..i L,closed + f'..i L,open =0 (2.9) 
Substituting equations (2.4) and (2.8) into (2.9) and solving for D yields: 
(2.10) 
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Now the average inductor current equals the average of the minimum and 
maximum inductor current values, so the maximum inductor can be found using equation 
(2.11) noting that either !!J.iL,closed or !!J.h,open can be used. 
(2.11 ) 
Using the rule known as amp-second balance, which states the average current through a 
capacitor at steady state must equal zero, the average inductor current must equal the 
average output current. 
VOIlII L =1 = (2.12)0111 R 
Substituting equations (2.8) and (2.12) into (2.11) and simplifying yields: 
i =V .[~+ (1- D) 1 (2.13)
L max 01/1 R 2 . L . f 
The minimum inductor current can be found in the same manner as the maximum 
inductor current: 
(2.14) 
Substituting equations (2.8) and (2.12) into (2.14) and simplifying yields: 
i-V .[~_ (I-D)] (2.15)
L min - 01/1 R 2 . L .f 
The minimum inductor current is an important value, because as mentioned 
previously, it determines the mode of conduction. Since all previous equations were 
derived using the assumption ofCCM, for them to remain valid hmin can never go below 
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zero. So by setting equation (2.15) equal to zero and rearranging to solve for L, the 
minimum inductor value can be found to keep the converter in CCM as seen below. 
(l-D)·RL . =--'------'--- (2.16) 
mm 2./ 
Once the inductor value is determined, the minimum capacitance to maintain the 
desired output ripple voltage can be found. This can be done by finding how much 
charge is supplied by the capacitor when the switch is on or off. By using amp-second 
balance the average current through a capacitor must equal zero if the circuit is in steady 
state. Then by calculating the area under the current wave form either when the switch is 
on or off will yield the change in charge. Since the current wave form is triangular the 
area can be found by using the formula one halftimes the triangle's base times the 
triangles height. Where the height equals the change in current divided by two, and the 
base is the switching period divided by two. 
1 l~iLI T ~Q=-'-'­ (2.17)
222 
In this case the change of charge (i1Q) is easier to calculate using the change in current 







Substituting equation (2.18) into equation (2.19) yields the equation for selecting the 
minimum output capacitor for the desired output ripple voltage. 
c. = 1-D .V (2.20) 
!TUn oul8 . L . fl V . f 2 
oul 
2.2 Ideal Buck Converter Design 
This section goes through the process of designing an ideal Buck converter, by 
using the previously derived equations to size the inductor and capacitor. These values 
will later be used to simulate the ideal Buck converter. 
2.2.1 Parameters 
The rated current and voltage values of the PV array at maximum power point 
(MPP), were used to describe the converter input parameters. A switching frequency of 
100kHz was used, since it produced reasonably sized inductor and capacitor values. Also 
since the converter's output voltage is specified as a range in table 2.2, 12V was chosen 
for the output voltage. By assuming ideal components the following converter 
parameters were calculated. 
f =100kHz I = ~UI = 150W =12.5A 
out V 12V 
out 
T!;" =34.5V 
= VoutD =~ =0.348 
~" 34.5V 
V = 12V our 
I = P;n = 150W = 4.348A 
1/1 Vin 34.5V 
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2.2.2 Inductor Calculation 
The minimum inductor value to keep the converter operating in continuous 
conduction mode down to 10% of full load is calculated by finding the output resistance 
that represents this load and inserting into equation (2.16). 
~O% =0.10·1:,111 =0.10 ·150W =15W 
2 
R = VOll1 = (12VY =9.6Q 
10% P. 15W 
10% 
L . = (l-D)·R = (1-0.348)·9.6Q =31.3"1-T 
rrun 2 .f 2 .100kHz I-'H 
Now that the minimum inductor value is known to keep the converter operating in 
continuous conduction mode, a slightly larger inductor is selected to maintain a 
performance margin. A 56flH inductor was selected for L, since it is a standard value and 
1.8 times larger than the calculated Lmin value. By substituting Land R/o% into equations 
(2.13) and (2.15) the minimum and maximum inductor current values are calculated. 
i . = 12V .[_1_ _ (1- 0.348) ] = 0.551A 
Lrrun 9.60 2.56j.1H.I00kHz 
i . =12V.[_1_+ (1-0.348) ]=1.949A 
Lrnax 9.6Q 2· 56j.1H .100kHz 
The difference between the maximum and minimum inductor current equals the 
inductor's ripple current. 
(2.21) 
Inserting the maximum and minimum inductor current values into equation (2.21) yields: 
12
/)"i L = 1.949A - 0.551A = 1.398A 
2.2.3 Capacitor Calculation 
Using the output ripple voltage found in table 1.2, and the value of the inductor 
found in section 2.2.2, the minimum output capacitance can be found using equation 
(2.20). 
c. = 1-0.348 .(~)=7 3j.iF 
nun 8. 56jJll· (100kHzr 0.24V . 
2.2.4 Diode and Switch 
Although MOSFETs are typically used as the switch, all MOSFET models used 
for simulations have losses. Instead of a MOSFET, a switch was used in its place for the 
simulation. Also, due to the fact that all diodes in the PSpice libraries have losses as 
well, the diode was also modeled with a switch. Switches called SBreak can be found in 
the PSpice BREAKOUT library and modified to be virtually lossless. By reviewing the 
help files included with the program, the process of how to modify the component was 
learned. To modify the SBreak model, place the switch on the schematic and right click 
on it. Next choose edit PSpice model and change the Ron value (on resistance) to 
0.0000001. Any value of resistance could have been selected, but 0.10 was used to 
decrease the voltage drop across the switch to a negligible value. 
2.3 Ideal PSpice Simulation 
To prove the previous derived equations work, a PSpice simulation was used to 
make a comparison of simulated and theoretical values. The simulation was also used to 
generate different current and voltage wave forms, to develop a better understanding of 
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what is physically happening in the circuit. The simulation schematic can be seen in 
figure 2.4. 
Vdlode L V ut 
2 
56uH 1 1Smosfet Sbreak V1 = a 1 V1 = 1 2 R V2 = 1 V2 = 0Sdlode C TO = 0 TO =0 
7.3u34.5Vd~ Yin 9.6 TR = 1n TR = 1n 
TF=1n TF=1n1 1 
PW = 348u ~O PW = 348u ~O
PER = 10u PER = 10uSbreak 
Figure 2.4 -10% Load Simulation with Voltage Source Input 
2.3.1 Simulation at Ten Percent Load 
Figure 2.5 shows the output voltage ripple compared to the average output voltage 
calculated from the output ripple voltage. The CUlTent through switch two, which 
represents the diode, can be seen in figure 2.6. This current added to the input switch 
cUlTent seen in figure 2.7 make up the inductor CUlTent seen in figure 2.9. Notice that 
none of these CUlTents are DC, and their average values are shown in figure 2.8. 
12.2V-,------------------------------------, 
Output Ripple Voltage 
12.1V
Average Output voltage





4.980ms 4.982ms 4 984ms 4.986ms <i.988ms 4.990ms 4.992ms 4.994ms 4.996ms 4998ms 
D V(Vout) • avg(V(Vout}) 
Time 
Figure 2.5 - Output Voltage Ripple and Average Value 
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Figure 2.6 - Current in 82 Representing Diode Current 
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Figure 2.7 - Current in 81 Representing Input Current 
1. SA 
Average Output Current 1.251 A 
/ 
1. QA Average Diode Current 815 mA 
/ 
Average Input Current 08 mA 
O. SA / 
Average Capac i tor Current 4 nA 
OA / ---,I I I I I I 
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Time 
Figure 2.8 - Average Current Values 
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Figure 2.9 - Inductor and Capacitor Current 
2.3.2 Theoretical and Simulation Comparison 
After reviewing the data in table 2.1 obtained from both the theoretical 
calculations and simulated results, the simulation generates very accurate values when 
compared to the theoretical calculations. 
Table 2.1 - Buck Converter Data Comparison 
Parameter Theoretical Simulation 
Output voltage ripple O.240V O.240V 
Minimum inductor current O.551A O.554A 
Maximum inductor current 1.949A 1.950A 
Inductor current ripple 1.398A 1.396A 
2.4 Standard Topology Limitations 
Figure 2.1 shows the standard Buck converter topology, and figure 2.8 shows how 
the average output current can be higher than the average input current with a voltage 
source input. Also note that the average input current added to the average diode current 
equals the average output current. However, the actual input current is not DC at all, but 
rather a pulse with a constant rate of rise and duration associated with how long the 
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switch is turned on as seen in figure 2.7. So the maximum input current value is always 
greater than the average output current. 
2.4.1 Voltage Source Input 
When an ideal voltage source is connected to the input ofthe converter, the input 
voltage stays constant while the input current varies. Meaning the voltage stays constant 
while the current varies with load. So there are no output current limitations for the 
converter. The only limitation is the maximum output voltage can not be greater than the 
input, coincides with a duty cycle of one. 
2.4.2 Current Source Input 
When an ideal current source is connected to the input of the converter, the input 
current stays constant while the input voltage varies. Meaning the current stays constant 
while the voltage varies with load, so there are no output voltage limitations for the 
converter. The only output limitation is the maximum output current cannot be greater 
than the maximum input current. This is where the problem lies with the standard Buck 
topology that uses an inductor as the main energy storage element in the circuit. 
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Chapter 3: Universal Buck Converter 
In order to solve the Buck converter's output current limitation when a current 
source is connected to the input, the standard Buck topology seen in figure 2.1 needed to 
be modified. A buck converter requires pulsating current, so a capacitor is needed at the 
input of the converter to store the energy generated by the PV array when the switch is 
off [6]. Also by taking advantage of the capacitor's property that the voltage across a 
capacitor can not change instantaneously, the PV array can be viewed as a voltage source 
if a large enough capacitor is placed in parallel with it. This capacitor will be referred to 
as the input capacitor of the universal Buck converter, and can be seen in figure 3.1. The 
input capacitor creates a reservoir for energy to be stored when the switch is off, and if 
the switch is off long enough the capacitor will be charged to the open circuit voltage 
(Voc) ofPV array. 
Switch + VL 
L + 
Voutl' lin Cin D Cout R 
Figure 3.1 - Universal Buck Converter 
3.1 Input Capacitor Derivation 
To design the universal Buck converter the equation for properly sizing the input 
capacitor needed to be derived, since the equation was not found in any literature 
reviewed. Since the PV array can now be viewed as a voltage source the equations 
derived in chapter 2 are still valid, since they were derived using the average input 
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voltage value. The input capacitor will transfer the most charge when the converter is 
operating under full load. By using amp-second balance, the average current of the 
capacitor must equal zero at steady state. This means the charge transferred when the 
switch is on (figure 3.2) must equal the charge transferred when the switch is off (figure 
3.3). 
Switch On + VL 
L + 
l' Vout Gin Gout Rlin 
Figure 3.2 - Universal Buck Converter Circuit when Switch is On 
Switch Off + VL 
L + 
Vout 
Gin Gout Rl' lin 
Figure 3.3 - Universal Buck Converter Circuit when Switch is Off 
The change in charge when the switch is turned off, can be solved easier than 
when the switch is on. At full load and steady state, the capacitor current will equal that 
of the current source when the switch is turned off. 
I1Q =l i l/ • (1-D). T (3.1 ) 
Noting that: 
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c. = b.Q (3.2) 
tn b. V 
tn 
Substituting equation (3.1) into equation (3.2) yields the equation for selecting the 
minimum input capacitor for the desired input ripple voltage. 
c. . = ----".1ill=---'(-,---1-_D-,-) (3.3)
tn,nun b.V. f 
/II 
Since the input capacitor will supply a fair amount of charge, the capacitor RMS 
current needs to be known to properly design the converter. Once again this equation 
was not found in any literature that was reviewed, so it needs to be derived. The equation 
defining the RMS current was derived as follows: 
1 0" b. . 2 1oJ! ] (3.4)1Crms = T [I f(i Lmin + t:: . t -lill Jdt + j(- IJ2 dt 
After integrating and simplifying equation (3.4), equation (3.5) defines the input 
capacitor's RMS current. 
(3.5) 
3.2 Ideal Universal Buck Converter Design 
This section goes through the process of designing an ideal universal Buck 
converter, by using the previously derived equations to size the input capacitor. The 
same inductor used for the Buck converter in chapter 2 can be used for this converter, 
since the same parameters defined in section 2.2.1 are going to be used for this converter. 
This capacitor value will later be used to simulate the ideal universal Buck converter. 
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3.2.1 Inductor Current Values at Full Load 
The inductor current values at ten percent load were already calculated and 
compared to simulated results in chapter 2. This time the simulation was conducted at 
full load, so the minimum, maximum, and ripple current of the inductor are calculated 
below to compare with the simulation. The inductor value from section 2.2.2 and the 
resistance value representing full load, calculated below, were substituted into equations 
(2.13) and (2.15). 
i . =12V.[ I _ (1-0.348) ]=11.801A 
Lnun 0.960 2.56j1.H.I00kHz 
i =12V.[ 1 + (1-0.348) ]=13.199A 
Lmax 0.960 2.56j1.H.I00kHz 
Inserting the maximum and minimum inductor current values into equation (2.21) yields: 
!'o.i L = 13.199A -11.801A = 1.398A 
3.2.2 Input Capacitor 
The minimum value for the input capacitor can be calculated by substituting the 
values found in section 2.2.1 and table 1.2 into equation (3.3). 
c. . = lin' 0- D) =4.35A· (1- 0.348) =283.6 IIi? 
m(nun) !'o. V .f 100mV .1 OOkHz fU 
UI 
The input capacitor's RMS current (lcrms) was also calculated below, using equation (3.5) 
and the values from sections 2.2.1 and 3.2.1. 
1~I"{[((I 1.8A)' - 2·11.8A- 4.4A+ (4.4A)' )+ (1 1.8A - 4.4A)' 1.4A +(I.:A)' }3.481" +(4.4 A)' . 6.521"} ~ 5.959A 
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3.3 Ideal PSpice Simulation 
To prove the derived input capacitor equation works, and that the same equations 
derived for the Buck converter can be used for the universal Buck converter, a PSpice 
simulation will be used to make a comparison of simulated and theoretical values. The 
simulation will also be used to generate different current and voltage wave forms, to 
develop a better understanding of what is physically happening in the circuit while the 
switch is both on and off. Figure 3.4 shows the schematic used during the simulation. 
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Figure 3.4 - Ideal Universal Buck Converter at Full Load 
3.3.1 Simulation at Full Load 
Figure 3.5 shows the output voltage ripple compared to the average output voltage 
value calculated from the ripple. The inductor and output capacitor's ripple current can 
be seen in figure 3.6, while figure 3.7 shows the calculated average input, output, 
inductor, and diode current. Figure 3.8 shows that the current source current added to the 
input capacitor's current equals the current through the switch. The calculated RMS 
current of the capacitor is show in figure 3.9, compared to the actual capacitor's current. 
And finally the input voltage ripple compared to the calculated input voltage ripple can 
be seen in figure 3.10. 
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Figure 3.5 - Average Output Voltage and Ripple at Full Load 
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Figure 3.6 - Inductor and Capacitor Ripple Current at Full Load 
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Figure 3.8 - Input Capacitor, Switch, and Current Source Current 
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Figure 3.10 - Average Input Capacitor Voltage and Ripple 
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3.3.2 Theoretical and Simulation Comparison 
After reviewing the data in table 3.1 obtained from both the theoretical 
calculations and simulated results, the simulation generates very accurate values when 
compared to the theoretical calculations. 
Table 3.1 - Universal Buck Converter Data Comparison 
Parameter Theoretical Simulation 
Output voltage ripple O.240V O.227V 
Input voltage ripple O.IOOV O.100V 
Minimum inductor current 11.801A 11.794A 
Maximum inductor current 13.199A 13.190A 
Inductor current ripple 1.398A 1.396A 
Input capacitor's RMS current 5.959A 5.960A 
3.4 Component Selection for Actual Design 
When the universal Buck converter was simulated, ideal components were used. 
Since no components are actually ideal in real world applications, the following section 
discusses the methodology ofhow components were selected for the universal Buck 
converter design. 
3.4.1 MOSFET 
When selecting a MOSFET there are several important parameters to review on 
the MOSFET's datasheet. 
V(BR)DSS - maximum drain to source voltage.
ID- maximum continuous drain current.
VGS - maximum gate to source voltage.
RDS(on) - drain to source on resistance.
QG - total gate charge.
tr - rise time.
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tf - fall time.
Coss - output capacitance
TJ - maximum junction temperature.
RJC - junction to case thermal resistance.
The maximum voltage the PV array can output is 43.5V [2] at open circuit 
voltage, and the maximum current through the switch from section 2.2.1 is 4.348A. Once 
the maximum voltage and current of the converter are known, the V(BR)DSS and IDvalues 
will determine ifthe MOSFET can withstand normal operating conditions. The 
maximum voltage output ofthe gate driver will determine if the VGS rating is adequate. 
While tr , tf, and Coss will be used to determine the switching losses of the MOSFET in 
section 3.5.1. The conduction losses of the MOSFET in section 3.5.2 are calculated 
using RDS(on). QG is used to determine the gate driver's losses in section 3.5.3. TJ and RJC 
will be used to determine ifa heatsink is required to dissipate heat from the MOSFET in 
section 3.6.1. After all of these parameters were reviewed, an International Rectifier 
IRF3205Z automotive MOSFET was selected, which has a minimum 55V V(BR)DSS and 
75A IDrating. A MOSFET from International Rectifiers switching mode power supply 
line would have been a better choice, but none were available for purchase through online 
vendors. 
3.4.2 Gate Driver 
Figure 3.1 shows the switch in between the source and the load, which is know as 
high side switch. When the MOSFET turns on the drain and source terminals are at the 
same voltage. In order to turn the MOSFET on, and keep it turned on, the gate to source 
voltage must be between lOV-15V. This requires the gate voltage to be 10V-15V greater 
than the MOSFET's drain voltage [7]. One method to accomplish this is to use a high 
side gate driver with a bootstrap capacitor (IRS2117), which can be seen in figure 3.11. 
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The bootstrap capacitor is connected between the VB and Vs pin of the gate driver. 
Initially the output capacitor has OV across it, so the Vs pin voltage is OV as well. This 
causes the bootstrap diode, connected between pins Vcc and VB, to become forward 
biased and charge the bootstrap capacitor to the Vee voltage level. When the PWM 
signal at the IN pin is high, VB is connected to the HO pin. This turns the MOSFET on 
and the Vs pin is now at the MOSFET's drain voltage. But since the bootstrap capacitor 
is connected between VB and Vs, the MOSFET's gate to source voltage remains constant 
at the Vcc voltage. 
'v'tt: v,:;c 'v'_ ~




N 0-'---+------1 iN HO f---+---'V...\ 
COM V r---4-------+-+---QL6~os 
(RsfertoLead ;lstignments for correct pin configuration). These IRS2118diegr!lo"!SsIlowelectri<:al connecOOm;only. PI_referto our 
;\J:)plicaooo Notesand DesignTIps for pmper circuit board le\'Oul. 
Figure 3.11 - IRS2117 High Side Gate Driver [8] 
3.4.3 PIC to Gate Driver Interface 
International Rectifiers did not have a large selection ofhigh side gate drivers to 
choose from, which created a problem when it came to interfacing the PIC's PWM signal 
with the gate driver. Since the IRS2117 gate driver is 15V input logic compatible, this 
meant the OV to 5V PWM signal coming from the PIC needed to be increased to interface 
with the gate driver. This was accomplished by using a MM74C906N open drain buffer. 
The buffer's Vee must be powered by a 5V source to make it compatible with the PIC's 
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5Voutput. With a 5V Vee the logic high threshold is 3.5V [9]. A ~A7805CKCS 5V 
linear voltage regulator was used to supply the 5V Vee of the buffer. The output of the 





Figure 3.12 - MM74C906N Open Drain Buffer [9] 
3.4.4 Inductor 
According to section 2.2.2 a 56~H inductor will keep the converter operating in 
continuous conduction mode down to 10% of full load. A Bourns Il40-560K-RC 56~H
14.4A inductor was selected since it was the only inductor available through Newark 
Electronics that could be used. 
3.4.5 Capacitors 
When it came to selecting an input capacitor, it was very difficult finding 
capacitors that could handle the large RMS current, calculated in section 3.2.2, to be used 
for the input capacitor. Instead of using a single input capacitor three Rubycon ZLH 
series 1000~F 50V capacitors, each rated for 3.01 Arms, were connected in parallel to 
make up the input capacitor. These three capacitors produce 3000~F of input 
capacitance, which is much larger than the 283.6~F calculated in section 3.2.2, and were 
selected for their high current rating not capacitance value. 
The output capacitance was calculated in section 2.2.3, but this equation only 
works for ideal capacitors. Since the actual capacitors will have an equivalent series 
28
resistance (ESR), the actual output capacitance required to meet the ripple voltage criteria 
will be much larger than what was calculated in section 2.2.3. It was discovered that with 
electrolytic capacitor the product ofESR and capacitance is constant, and a more 
conservative approach for calculating the output capacitance is given by equation (3.6) 
[10]. 
(3.6) 
Substituting the values from table 1.2 and section 2.2.1 into equation (3.6) yields a 
conservative output capacitance value seen below. A Rubycon ZLH series IOOO]lF 50V 
capacitor will also be used for the output capacitor. 
C =(65,,1). F). (0.2 .I2.5A) =677"k' 
out f"' ~ 240mV J-U 
3.4.6 Freewheeling Diode 
The main requirements for selecting the diode were current rating, reverse 
blocking voltage, and forward voltage during conduction. Since the maximum output 
current of the converter is I2.5A, this value can be used as the diode's current rating. 
Since the maximum voltage across the diode occurs when the MOSFET is on, the reverse 
blocking voltage ofthe diode must be rated for at least Voc. Using these two 
requirements to narrow the options ofdiodes to a lower number, the forward voltage of 
the remaining diodes can then be considered. The forward voltage will determine the 
power consumption of the diode during conduction, so a small forward voltage is desired. 
An International Rectifier MBR2045CT Schottky diode was selected, and the forward 
voltage at maximum current was found as follows. Since the MBR2045CT contains two 
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diodes per package, see figure 3.13, they will be connected in parallel. The current per 
leg through the diode to determine the forward voltage can be found below. 
1diode(per _leg) = l;t = 12;A = 6.25A 
From figure 3.14 the forward voltage (Vf) at 6.25A, using the 25°C curve, is 
approximately 0.61V. This forward voltage value will later be used in the converter's 
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Figure 3.14 - MBR2045CT Diode Current Voltage Characteristics Per Leg [11] 
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3.5 Theoretical Efficiency 
Since the actual Buck converter will not use ideal components, losses will occur 
as energy is transmitted from the input to the output. In order to predict the converter's 
efficiency at various loads, component losses need to be calculated. These losses include 
MOSFET switching, MOSFET conduction, MOSFET gate, inductor losses, and diode 
conduction. Note that the MOSFET gate losses are constant, where as the other four 
losses are dependent on the output current. All sample calculations in the following 
sections are at maximum load. 
3.5.1 MOSFET Switching losses 
Due to the fact that a MOSFET does not turn on and off instantaneously, power is 
consumed during the transition ofturning the switch off and on. These losses are known 
as switching losses and Shen et al [12] references an approximate way of calculating 
these losses. The second term of equation (3.7) takes into account the energy stored in 
the MOSFET's output capacitance that is internally dissipated during turn off. Now the 
first term of equation (3.7) makes the assumption that the drain to source voltage and 
current change linearly, and calculates the switching losses as the triangular area under 
the drain to source voltage and current transition periods. 
(3.7) 
Substituting the values from sections 2.2.1 and the datasheet [13] into equation (3.7) yield 
the switching losses seen below. The assumption is being made that tr and tf equals the 
values in the datasheet [13], even though the actual gate resistor value does not equal that 
used in datasheet. 
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1 ( ) 1 2P.w ="2' 34.5V ·12.5A· 95ns + 67ns .100kHz +"2.430pF . 34.5V .100kHz = 3.52W 
3.5.2 MOSFET Conduction Losses 
This loss is due to the MOSFET's internal resistance between the drain and 
source terminals. Since no curve ofRts(on) vs. Vos was supplied with the MOSFET's 
datasheet [13], the maximum specified Rts(on) was used. Mappus [14] calculates the 
MOSFET conduction losses as follows: 
P =1 2· R ·Dcond out ds (on ) (3.8) 
Substituting the values from sections 2.2.1 and the datasheet [13] into equation (3.8) yield 
the MOSFET's conduction losses. 
= (12.5Ar . 6.5mQ· 0.348 = 353mWPcond 
3.5.3 MOSFET Gate Losses 
This loss is not load dependent and is directly related to the MOSFET's total gate 
charge, and gate to source voltage which equals the gate drivers Vee voltage. By using 
the graph in figure 3.15 from the MOSFET's datasheet and the VDS = 44V curve, QG 
equals approximately 90ne at Vos equal to 12V. Now the power dissipated by charging 
and discharging the gate is supplied by Vee ofthe gate driver, which is connected to the 
battery. But when the battery is being charged by the converter, the converter is 
supplying the Vee voltage of the gate driver. The application note [7] calculates the gate 
losses as follows: 
(3.9)
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Substituting the appropriate values into equation (3.9) yields the MOSFET's gate losses. 
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Figure 3.15 - MOSFET's VGS vs. QG Curve [13] 
3.5.4 Diode Conduction Losses 
This loss is only present when the MOSFET is turned off and the diode is 
freewheeling. The forward voltage Vfwas found in section 3.4.6, and for worst case 
scenario it will be held constant for allloads. 
(3.10) 
Substituting the values found in sections 2.2.1 and 3.4.6 into equation (3.10) yields the 
diode conduction losses. 
Pdiode = (1- 0.348).12.5A. 0.61V = 4.972W 
3.5.4 Inductor Losses 
The inductor losses are caused by the DC resistance (DCR) ofthe copper. 
According to Bournes [15] the maximum nCR of the 1140-560K-RC inductor is 19mO. 
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~nductor = lout 2 • DCR (3.11) 
Substituting the appropriate values into equation (3.11) yields the inductor's losses. 
~nductor = (12.5AY ·19mQ =2.969W 
3.5.5 Theoretical Efficiency Calculation 
The theoretical efficiency is the ratio of the output power over the input power, 
and the calculation is detennined by the equation below. The results from 10% load to 
full load can be seen in table 3.2. These values wi11later be compared to the actual 
results in figure 3.21. 
Pout Pout1]=-= (3.12) 
~otal Pout +?'w + P cond + Pdiode + P gate + ~nductor
Substituting the appropriate values found in section 3.5.1 through 3.5.4 into equation 
(3.12) yields the theoretical efficiency of the converter at full load. 
1] = 150W = 150W = 92.64% 
150W + 3.519W + 0.353W + 4.972W + 0.108W + 2.969W 161.92W 
Table 3.2 - Universal Buck Converter Theoretical Efficiency 
Percent Pout P sw P cond Pdiode P gate Pinductor Ptotal f] 
Load (W) (W) (W) (W) (W) (W) (W) (%) 
10 15.0 0.375 0.004 0.497 0.108 0.030 16.01 93.67 
20 30.0 0.724 0.014 0.995 0.108 0.119 31.96 93.87 
30 45.0 1.074 0.032 1.492 0.108 0.267 47.97 93.80 
40 60.0 1.423 0.057 1.989 0.108 0.475 64.05 93.67 
50 75.0 1.772 0.088 2.486 0.108 0.742 80.20 93.52 
60 90.0 2.121 0.127 2.984 0.108 1.069 96.41 93.35 
70 105.0 2.471 0.173 3.481 0.108 1.455 112.69 93.18 
80 120.0 2.820 0.226 3.978 0.108 1.900 129.03 93.00 
90 135.0 3.169 0.286 4.476 0.108 2.405 145.44 92.82 
100 150.0 3.519 0.353 4.972 0.108 2.969 161.92 92.64 
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3.6 Heat Sink Calculation 
Since the MOSFET and freewheeling diode have quite large losses, the 
temperature of each component at full load needs to be calculated to determine if their 
maximum junction temperature is exceeded. Taufik [10] presents thermal analysis with 
an electrical analogy, making the design process quite easy to follow. The thermal circuit 
elements can be represented by their electrical counterparts seen in table 3.3. Once the 
values ofthe different elements are know, the thermal circuit can be drawn. Below are 
definitions of component values obtained from datasheet required to conduct a thermal 
analysis. 
TJ - junction temperature 
TC - case temperature 
Ts - heatsink surface temperature 
TA - ambient temperature 
RJA - junction to ambient thermal resistance 
RJC - junction to case thermal resistance 
Res - case to sink thermal resistance 
RSA - heatsink to ambient thermal resistance 
Table 3.3 - Thermal Elements and Analogous Electrical Element [10] 
Electrical Element Thermal Element 
Current Source (A) Heat source (W) 
Resistance (0) Thermal Resistance (OC/W) 
Node Voltage (V) Surface Temperature CC) 
Current Loop Thermal Loop 
Circuit Ground (V) Ambient Air Temperature CC) 
3.6.1 MOSFET 
Figure 3.16 shows the MOSFET's thermal loop ifno heat sink is used. Equation 
(3.13) determines how much heat the MOSFET must dissipate, and equation (3.14) is 
used to calculate the junction temperature. 
Heat =~w +Pcond (3.13) 
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Substituting the values from section 3.5,1 and 3.5.2 into equation (3.13) yields the 
MOSFET's heat that is directly related to switching and conduction losses. 
Heat = 3.519W + O.353W = 3.872W 
Figure 3.16 shows the therma1100p for the MOSFET without a heatsink. The 
junction temperature can then be calculated using equation (3.14). 
TJ =Heat· RJA + TA (3.14) 
Using the value of heat calculated above, and the values found in the datasheet [13], the 
junction temperature without a heat sink can be determined assuming an ambient 
temperature of 25°C. 
The maximum allowable junction temperature of the MOSFET is 175°C, so a heatsink 
must be used to keep the junction temperature from exceeding its maximum value. 
lj Rja Ta 
Heat 
Figure 3.16 - MOSFET Thermal Model without Heatsink 
Figure 3.17 shows the thermal loop for the MOSFET with a heatsink. The 
junction temperature can then be calculated using equation (3.15). 
(3.15) 
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A Comair Rotron 411320B02500 heatsink and a Wakefield Engineering 175-6-210P 
insulator were selected. Substituting the values from the datasheets [13], [16], and [17] 
into equation (3.15) yields the junction temperature calculated below, which is well 
below the maximum allowable junction temperature. 
°C °C OC;TJ =3.872W· 0.9-+0.4-+9.1- +25°C=65.3°C( W W W 
Te Res T5 Rsa Ta 
Heat 
'---------{If-t--------~
Figure 3.17 - MOSFET Thermal Model with Heatsink 
3.6.2 Diode 
The calculation for the diode is similar to that of the MOSFET, except the thermal 
resistance from the junction to ambient was not given in the diodes datasheet. So only 
the calculation to determine the junction temperature with a heatsink is calculated below. 
Equation (3.16) gives the relationship between the diode's heat and power dissipation. 
Heat =Pdiode (3.16) 
The diode conduction losses can be found in section 3.5.4. 
Heat = 4.972W 
Figure 3.18 shows the thermal loop for the diode, and notice that there is a parallel 
junction to case thermal resistance, since the value given in the datasheet [11] is per 
diode. The junction temperature can then be calculated using equation (3.17). 
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JC1 
·RJC2T = Heat.[( R J+R +R ]+T (3.17)J CS SA ARJC1 + RJC2 
Substituting the values from the datasheets [11], [16], and [17] into equation (3.17) yields 
the junction temperature calculated below, which is well below the maximum allowable 
junction temperature of IS0°C for the diode. 
DC DC 
2-·2­
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Figure 3.18 - Diode Thermal Model with Heatsink 
3.7 Modification for Battery Load 
Since the battery is supplying Vee for the gate driver, the ultra-capacitor that was 
added to the SuPER cart is a necessity to help regulate the battery voltage when the DC 
motor is started. If the capacitor is not cOImected to the circuit, the battery voltage can be 
pulled down to less than 7V [18]. This becomes a problem because the IRS2117 gate 
driver has an under voltage lockout (Vccuv+) of 8.6V [8], and if the battery voltage goes 
below this value the gate driver will turn itself off [19]. The ultra-capacitor must be 
across the battery to mitigate the voltage sag when the DC motor is turned on. 
Another problem associated with having the battery supply Vee to the gate driver 
is that the bootstrap capacitor cannot be charged initially. Before the gate driver starts to 
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operate, the voltage at the Vs pin equals Vee, and there is no potential difference across 
the bootstrap capacitor. During nonnal operation the freewheeling diode grounds the Vs 
pin, but to get the freewheeling diode to conduct, the switch must first tum on to transfer 
energy to the inductor and turned off to allow the inductor to force the diode to 
freewheel. But the switch can never be turned on since there is zero volts across the 
bootstrap capacitor. Balogh [20] recommends using the circuit shown in figure 3.19 to 
solve the start up problem. By adding a resistor (RSTART) between Yin and the VB pin of 
the gate driver, a second path is created for charging the bootstrap capacitor. The 
addition of a zener diode (Dz) across the bootstrap capacitor is also required to limit the 
bootstrap capacitor's voltage. If the bootstrap capacitor's voltage exceeds VGS(max) the 
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Figure 3.19 - Modification for Battery Load [20] 
3.8 Universal Buck Converter Prototype Testing 
A prototype was built using the previously mentioned components, and tested in a 
lab using a power supply. Figure 3.20 shows the final universal Buck converter 
prototype schematic, used for efficiency testing in section 3.8.3. Several versions of this 
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schematic were tested to determine which one yielded the best noise performance, and 
actual oscilloscope voltage traces taken during the testing process can be seen in 
appendices A thru G. C4, C5, C7, and C8 are ceramic capacitors used to filter high 
frequency transients. C14 is the snubber capacitor used to decrease voltage transients 
when the diode turns on and off. 
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Figure 3.20 - Universal Buck Converter Prototype Schematic 
3.8.1 Test Setup 
The converter was tested using a power supply operating in constant current 
mode, and an electronic load was connected to the output of the converter. The PWM 
signal was supplied via a function generator. A separate power supply was used to power 
the gate driver. Application note [7] recommends separating logic and power ground into 
two separate paths to help eliminate noise due to the switching of large amounts of 
current on the power ground. To accomplish this, the grounding scheme of the testing 
equipment had to be looked at. It turns out that the reference clip on the oscilloscope 
probe is connected to earth ground, as well as the negative lead of the function generator. 
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In order to separate power and logic grounds, the function generator's negative lead was 
used for supplying ground to the gate driver and the gate driver's power supply. The 
power ground was supplied via the oscilloscope's probe reference clip to the negative 
tenninal of the converter's output. 
3.8.2 Different Converter Configuration Noise Results 
Table 3.4 summarizes the noise results obtained by testing different 
configurations of the universal Buck converter, and table 3.5 defines the different 
configuration numbers seen in table 3.4. In some cases a gate resistor was placed in 
between the gate driver's output and the MOSFET's gate, which helps reduce noise by 
decreasing how fast the MOSFET turns on and off. The drain to source voltage (Vos) 
overshoot occurs when the MOSFET turns off, and the VDS undershoot occurs when the 
MOSFET turns on. The diode voltage overshoot happens when the diode turns off, and 
the output voltage transient occurs when the MOSFET turns on. 
The best output noise perfonnance was produced by having no gate resistor, and 
the MBR2045CT Schottky diode snubbed. From table 3.4 the conclusion can be made 
that the SBR2060CT super barrier diode should not be used as the freewheeling diode 
due to extremely poor noise perfonnance, even when the diode was snubbed and a 470 
gate resistor was used. However, application note [21] suggest that the high frequency 
noise does not really exist on the output of the converter, since the current of the inductor 
does not produce sharp current steps. The noise doesn't likely exist at the point of 
measurement, but is phantom noise that the ground lead of the oscilloscope probe 
produces by picking up EMI. This noise should not pose a problem, unless noise 
sensitive loads are connected to the output of the converter. 
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Table 3.4 - Universal Buck Noise Data Table 
Vos Vos Diode Output Voltage 
Configuration Undershoot (V) Overshoot (V) Overshoot (V) Noise (V0-0) 
1 -21.75 18.25 20.75 4.25 
2 -11.25 18.12 18.12 1.50 
3 -7.35 8.25 12.25 2.50 
4 -4.44 9.31 3.68 2.50 
5 -14.69 7.81 20.31 8.44 
6 -16.06 10.19 21.44 10.83 
7 -10.19 9.81 14.19 8.55 
Table 3.5 - Universal Buck Testing Configurations 
Configuration No. Definition 
1 No Gate Resistor and MBR2045CT freewheelinQ diode 
No Gate Resistor and 2.2nF snubber across the MBR2045CT freewheeling 
2 diode 
3 470 Gate Resistor and MBR2045CT freewheelinQ diode 
470 Gate Resistor and 2.2nF with 2.20 series resistor snubber across 
4 MBR2045CT freewheeling diode 
470 Gate Resistor and 2.2nF snubber across the SBR2060CT freewheeling 
5 diode 
470 Gate Resistor with 2.2nF snubber across the SBR2060CT freewheeling 
6 diode and MOSFET 
470 Gate Resistor and 2.2nF snubber with 2.20 series resistor across the 
7 SBR2060CT freewheelinQ diode 
3.8.3 Efficiency 
Configuration number 2 yielded the best output noise performance, so it was 
selected to be implemented into the SuPER system. The converter's efficiency over a 
wide range ofloads was tested, and the results can be seen in table 3.6. The actual 
efficiency data, compared to the theoretical efficiency, can be seen in figure 3.21. Notice 
that the deviation from actual and theoretical values increases as load decreases. One 
reason for this deviation could be due to the fact that the theoretical calculations used a 
conservative value for the forward voltage of the freewheeling diode. The forward 
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voltage was kept constant for all loads, but it actually decreases as load decreases as seen 
in figure 3.14. At full load the theoretical value efficiency is about 2% lower than the 
actual measured efficiency. 
Table 3.6 - Universal Buck Converter Prototype Efficiency Data 
Percent V in lin Pin V out lout Pout Duty fJ 
Load (V) (A) (W) (V) (A) (W) Cycle (%) 
10 34.6 0.45 15.6 11.95 1.26 15.1 33 96.7 
20 34.6 0.91 31.5 12.20 2.52 30.7 34 97.6 
30 34.6 1.36 47.1 12.15 3.76 45.7 34 97.1 
40 34.6 1.80 62.3 12.08 5.00 60.4 34 97.0 
50 34.6 2.26 78.2 12.05 6.28 75.7 34 96.8 
60 34.7 2.71 94.0 12.00 7.53 90.4 34 96.1 
70 34.7 3.16 109.7 11.95 8.78 104.9 34 95.7 
80 34.7 3.61 125.3 11.92 10.02 119.4 34 95.3 
90 34.7 4.19 145.4 12.23 11.27 137.8 35 94.8 
100 34.7 4.66 161.7 12.20 12.53 152.9 35 94.5 
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Figure 3.21 - Universal Buck Converter Efficiency Comparison 
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0.00 
Chapter 4: Universal Synchronous Buck Converter 
By looking at figure 4.1 the only difference between the universal Buck converter 
and the universal synchronous Buck converter is the addition of a low side switch. The 
extra switch is to help improve the efficiency of the converter by decreasing the losses 
associated with the freewheeling diode. Since the conduction losses of a MOSFET are 
less than that of the diode, the overall efficiency can be improved as long as the 
MOSFET's switching losses are kept low. The reason why the diode is not removed 
from the circuit is to allow a path for current to flow during the switching dead time. 
Switching dead time is added to the circuit because the MOSFETs do not tum off 
instantaneously. If the high side MOSFET is turned on before the low side MOSFET 
turns off, the source is essentially shorted to ground which is known as shoot through. If 
no dead time is added to the circuit shoot through can occur, which only happens during 







lin Cin D Cout R 
Figure 4.1 - Universal Synchronous Buck Converter 
4.1 Component Selection 
The universal synchronous Buck converter will use several of the same 
components as the universal Buck converter. The only components that vary from the 
universal Buck converter are the gate driver and inductor. A gate driver that was capable 
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of driving both a high and low side switch, and provide a switching deadtime, is required 
for the universal synchronous Buck converter. Since the universal Buck converter was 
designed to operate with a switching frequency of 100kHz, the decision was made to 
design the universal synchronous Buck converter to operate at a lower frequency in the 
hope of reducing switching losses and increasing the overall efficiency further. The 
lower frequency will also make the converter more compatible with the gate driver's 
switching deadtime. A switching frequency of 30kHz was selected in order to cut the 
MOSFET switching losses to approximately one third of the universal Buck converter. 
The following parameters were used in the design of the universal synchronous Buck 
converter. 
f = 30kHz I = ~UI = 150W =12.5A 
oul V 12V 
ow 
11;" =34.5V 
D = VOUI =~ =0.348 
Vi" 34.5V 
VOUI = 12V 
I = P;" = 150W =4.348A 
In Vi" 34.5VP;" = PaUl = 150W 
4.1.1 Gate Driver 
Originally an International Rectifier IRS2003 gate driver was going to be used for 
the universal synchronous Buck converter. As seen in figure 4.2 the IRS2003 has two 
separate input PWM inputs. The BIN pin controls the high side switch, and the LIN pin 
controls the low side switch. Instead of using two separate PWM signals to supply BIN 
and LIN, the two pins were connect together so a single PWM could drive both inputs. 
However, this created a problem because the LIN pin has about 2.5V on it when it is not 
grounded by a low input signal. This in tum causes the high side switch to tum on, 
because the 2.5V is over the input logic high threshold of the HIN pin. If the switch is 
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turned on, then the PV array is directly cormected to the output of the converter. So the 
BIN and LIN pins carmot be cormected together, and the IRS2003 must be driven using 
two PWM signals. 
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Figure 4.2 - IRS2003 Gate Driver [22] 
To eliminate the need for two PWM signals, another gate driver needed to be 
selected. An International Rectifier IRS2004 (figure 4.3) was found which uses a single 
PWM input to drive both high and low side switches. The gate driver also has an input, 
pin SD, that turns both switches off when a low signal is present. The IRS2004, like the 
IRS2003, has a deadtime of 520ns to eliminate the possibility of shoot through from 
occumng. 
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Figure 4.3 - IRS2004 Gate Driver [23] 
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4.1.2 Inductor 
The minimum inductor value to keep the converter operating in continuous 
conduction mode down to 10% of full load needs to be calculated. The values from 
2.2.2 and 4.1 were substituted into equation (2.16) to determine the minimum inductor 
value to maintain CCM. 
L . = (1-0.348)·9.60 =104"1-T 
nun 2. 30kHz f-U' 
Now that the minimum inductor value is know to keep the converter operating in 
continuous conduction mode, a slightly larger inductor is selected to maintain a 
performance margin. An inductor value around 20011H would have been preferred, but a 
Vishay IHV-15-500 50011H 15A inductor was selected since it was the only inductor 
available through Newark Electronics that could be used. The 50011H inductor is 4.8 
times larger than the calculated Lmin value, and was used in the equations below to 
determine the inductor current values at 10% full load below. Due to how oversized this 
inductor is, the switching frequency can be decreased below 30kHz in the future if 
needed. By substituting the value ofL above and R10% from section 2.2.2 into equations 
(2.13) and (2.15) the minimum and maximum inductor current values were calculated. 
1 . =12V. [_1_ _ (1- 0.348) : =0.99A 
nun 9.60 2· 500f-LH . 30kHz 
1 . =12V.[_I_+ (1-0.348) ]=1.51A 
max 9.60 2· 500f-LH .30kHz 
Inserting the maximum and minimum inductor current values into equation (2.21) yields: 
!::J.iL = 1.51A - 0.99A = 0.52A 
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4.1.3 Input Capacitor 
As a check to make sure the same 3000)lF of input capacitance used for the 
universal Buck converter is large enough to produce the input ripple voltage requirement 
at the lower switching frequency, the input capacitance was calculated. The minimum 
value for the input capacitor can be calculated by substituting the values found in section 
4.1 and table 1.2 into equation (3.3). 
c. . = 4.35A . (1- 0.348) =945.4"1:;' 
m(mm) 100m V .30kHz fU 
4.2 Modification for Battery Load 
Since the universal synchronous Buck converter has a high and low side switch, 
there is no need to modify the circuit as was required for the universal Buck converter 
seen in section 3.7. This is because the low side switch does not use the bootstrap 
capacitor, so the gate driver can tum on the low side switch even though the high side 
switch cannot be turned on. Once the low side switch is turned on, the negative terminal 
of the bootstrap capacitor is grounded and can be charged via the bootstrap diode 
connected between the Vee and VB pins of the gate driver. Now that the bootstrap 
capacitor is charged, the high side switch can be turned on. 
One disadvantage of using the NiDAQ's to supply the signal to the SD pin of the 
gate driver, is that they initialize with a high output when they are first powered up. This 
will tum the gate driver on since the SD pin has a high signal, and since the PIC is 
initialized with a duty cycle of zero the low side switch will tum on. With the low side 
switch turned on, the battery will be connected to ground. To eliminate the possibility of 
current flowing into the converter from the battery, a diode was placed in between the 
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converter's output and the battery. This diode will only allow current to flow out of the 
converter, and block current from flowing into the converter. 
The addition of this diode will decrease the overall efficiency of the converter, 
and should be removed once the problem of the NiDAQs initializing with a high output is 
solved. A Diodes Incorporated SBR2060CT super barrier rectifier was selected for the 
output diode, since it has a lower voltage drop than the MBR2045CT being used for the 
freewheeling diode. The SBR2045CT was not used for the freewheeling diode, because 
even though it is more efficient it produced very large voltage spikes when the diode 
would tum on and off. These voltage spikes will not pose a problem when used for the 
output diode, because in normal operation the diode should always be on. 
4.3 Theoretical Efficiency 
Since the actual universal synchronous Buck converter will not use ideal 
components, losses will occur as power is transmitted from the input to the output. In 
order to predict the converters efficiency at various loads, component losses need to be 
calculated. These losses include MOSFET switching, MOSFET conduction, MOSFET 
gate, inductor losses, and diode conduction. Note that the MOSFET gate losses are 
constant, whereas the other four losses are dependent on the output current. All sample 
calculations in the following sections are at maximum load. 
4.3.1 High Side MOSFET Switching Losses 
Substituting the values found in section 4.1 and the datasheet [13] into equation 
(3.7), the switching losses can be found at full load. 
p =-.1 34.5V ·I2.5A· (95ns + 67ns)· 30kHz +-. 1 430pF· 34.5V 2 • 30kHz =l.056W 
SlY 2 2 
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4.3.2 High Side MOSFET Conduction Losses 
These losses are the same as calculated in section 3.5.2, but will be labeled as 
4.3.3 Low Side MOSFET Switching Losses 
The low side switch should only tum on when the diode is freewheeling during 
the switching deadtime. Also when the low side switch is trying to tum off the diode will 
once again freewheel. Due to the fact that the diode will limit the voltage across the 
MOSFET to its forward voltage, the low side switching losses should be negligible. 
4.3.4 Low Side MOSFET Conduction Losses 
The conduction losses of the low side MOSFET are calculated using the 
following fonnula presented in Mappus [14]. 
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Prond _low = 10uI • Rds(on) . (1- D) (4.1) 
Substituting the values from sections 4.1 and the datasheet [13] into equation (4.1) yield 
the low side MOSFET's conduction losses. 
Prond _low = (12.5A)2 . 6.5mQ· (1- 0.348) = 662mW 
4.3.5 MOSFET Gate Losses 
Similar to section 3.5.3, application note [7] calculates the gate losses for two 
switches as follows: 
(4.2) 
Substituting the values from 3.5.3 into equation (4.2) yields the MOSFET's gate losses. 
=2 ·12V· 90nC· 30kHz =65mWPgale 
4.3.6 Freewheeling Diode Conduction Losses 
The diode only conducts during the switching deadtime, and Melito and Belverde 
[24] calculates the losses if the deadtime occurs only once a period. The IRS2004 
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produces a switching deadtime twice in one period, so the diode conduction losses would 
be twice what [24] describes. 
Pdiode =2.10 • VI . tdeadlime . f (4.3) 
Inserting the values from section 3.4.6 into equation (4.3) 
Pdiode =2 ·12.5A· O.6IV· 520ns· 30kHz = 238mW 
4.3.7 Inductor Losses 
According to Vishay [25] the maximum DCR of the IHV-15-500 inductor is 
50mO, and the inductor losses can be calculated using equation (3.11). 
P;"dIlClor = (12.5A)2 ·50mO = 7.813W 
4.3.8 Output Diode Conduction Losses 
Since the SBR2060CT contains two diodes per package, similar to figure 3.13, 
they will be connected in parallel. The current per leg through the diode to determine the 
forward voltage is the same as section 3.4.6. From figure 4.1 the forward voltage (Vr) at 
6.25A, using the 25°C curve, is approximately 0.43V. The power dissipated by the 
output diode is calculated using equation (4.4). 
(4.4) 
Substituting the output current from 4.4 and the forward voltage found above into 
equation (4.4) yields: 




f- i .....Z 
~
-~







.,-"'" I'c: __ TJ=15~






Z - to- -­
<t 
f- Tj=75'I'· I I
f- I I
Z .­
<t ,.~ I I t­
en Tj=25'C ~ hV /0.1 1/ i 
.i 
000 O. "10 0.20 0.30 0.40 0.50 0.60 0.70 
VF, INSTANTANEOUS FORWARD VOLTAGE (V) 
Figure 4.4 - SBR2060CT Diode Current Voltage Characteristics Per Leg [26] 
4.3.9 Theoretical Efficiency Calculation 
The theoretical efficiency is the ratio of the output power over the input power, 
and the calculation is determined by the equation below. The results from 10% load to 
full load can be seen in table 4.1. These values will later be compared to the actual 
results in figure 4.6. 
Pout Paul7] =-- =-----------""-'-------------- (4.5) 
?'oUJI Pout + P sw + Pcond _high + P cond _'ow + Pdiode + P gate + P'nduclor + Pdiode_oUl 
Substituting the appropriate values found in section 4.3.1 through 4.3.8 into equation 
(4.5) yields the theoretical efficiency of the converter at full load. 
_ 150W _ 150W -906 01lJ - - -. 1/0 
150W +1.056W +0.353W +0.662W +0.238W +0.065W +7.813W +5.375W 165.55W 
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4.4 Heat Sink Calculations 
Since the freewheeling diode is only dissipating 238mW at full load, a heatsink is 
not required. The power dissipated by the low side switch should also be quite low, since 
the conduction losses are only 662mW at full load and the switching losses should be 
negligible. But to be conservative a heatsink will be added to the low side MOSFET. 
The same heatsink and insulating pad used for the universal Buck converter will also be 
used for the universal synchronous Buck converter. Also, an ambient temperature of 
25°C will be assumed for the calculations. 
4.4.1 High Side MOSFET 
Similar to section 3.6.1 the junction temperature can be calculated with and 
without a heatsink. The amount of heat generated by the MOSFET is calculated by 
substituting the values from sections 4.3.1 and 4.3.2 into equation (3.13). 
Heat = l.056W + O.353W =1.409W 
Using the value ofheat calculated above, and the values found in the datasheet [13], the 
junction temperature without a heat sink can be determined from equation (3.14). 
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T =IA09W.62 °C +25°C=112AoCJ W 
Although the junction temperature is lower than the maximum allowed temperature, a 
heatsink will still be used to reduce the junction temperature. Substituting the values 
from the datasheets [13], [16], and [17] into equation (3.15) yields a more reasonable 
junction temperature. 
°C °C DC:TJ =1.409W· 0.9- + OA- + 9.1- + 25° C =39.rC( W W W 
4.4.2 Output Diode 
The amount of heat the output diode will generate is 5.375W at full load. 
Substituting the values from [16], [17], [26], and heat into equation (3.17) results in the 
junction temperature of the diode with a heatsink. The resulting temperature is less than 
the maximum allowable temperature of 150°C. 
TJ = 5.375W· 
4.5 Universal Synchronous Buck Converter Prototype Testing 
A prototype was built using the previously mentioned components, and tested in a 
lab using a power supply. Figure 4.5 shows the final universal synchronous Buck 
converter prototype schematic, used for efficiency testing in section 4.5.3. Several 
versions of this schematic were tested to determine which one yielded the best noise 
performance, and actual oscilloscope voltage traces taken during the testing process can 
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be seen in appendix H thru K. C4, C5, C7, and C8 are ceramic capacitors used to filter 
high frequency transients. In order to increase the time it takes the MOSFETs to tum on, 
and decrease their tum off time, D4 and D5 were added in parallel to the gate resistor. 
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Figure 4.5 - Universal Synchronous Buck Converter Prototype Schematic 
4.5.1 Test Setup 
The test setup was similar to that of section 3.8.1, except the power supply for the 
gate driver also supplied the SD pin's logic input to enable the gate driver. 
4.5.2 Different Converter Configuration Noise Results 
The testing results can be seen in table 4.2, and the configuration number 
definitions are seen in table 4.3. Once again the SBR2060CT super barrier diode yielded 
the poorest noise performance of the group. The best performing configuration was 
number 2, which consisted of a 47fl Gate Resistor, gate diode, and MBR2045CT 
freewheeling diode. The Vos overshoot and Vos undershoot data are missing for 
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configuration 4, because the circuit was damaged while moving the oscilloscope probe 
from one measurement point to another. 
Table 4.2 - Universal Synchronous Buck Noise Data Table 
Vos Vos Diode Output Voltage 
Configuration Undershoot (V) Overshoot (V) Overshoot (V) Noise (VD'D) 
1 -6.88 9.375 10.63 1.21 
2 -9.63 12.25 8.63 1.00 
3 -14.44 15.56 10.13 8.00 
4 7.13 7.75 
Table 4.3 - Universal Synchronous Buck Testing Configurations 
Configuration No. Definition 
1 470 Gate Resistor and MBR2045CT freewheelinq diode 
2 470 Gate Resistor, gate diode, and MBR2045CT freewheelinq diode 
3 470 Gate Resistor, qate diode, and SBR2060CT freewheelinq diode 
470 Gate Resistor, gate diode, and 2.2nF snubber across SBR2060CT 
4 freewheelinq diode 
4.5.3 Efficiency 
Since configuration number 2 yielded the best output noise performance, it was 
selected to be implemented into the SuPER system. The converter's efficiency over a 
wide range of loads was tested, and the results can be seen in table 4.4. The actual 
efficiency data, compared to the theoretical efficiency, can be seen in figure 4.6. Notice 
that the deviation from actual and theoretical values increases as load decreases. One 
reason for this deviation could be due to the fact that the theoretical calculations used a 
conservative values for the forward voltage of the freewheeling and output diodes. The 
forward voltage was kept constant for all loads, but it actually decreases as load decreases 
as seen in figure 4.4. At full load the theoretical value efficiency is about 0.25% lower 
than the actual measured efficiency. 
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Table 4.4 - Actual Universal Synchronous Buck Converter Efficiency Data 
Percent Vin lin Pin Vout lout Pout Duty f1 
Load (V) (A) (W) (V) (A) (W) Cycle (%) 
10 34.7 0.46 16.0 11.98 1.26 15.1 36 94.6 
20 34.7 0.91 31.6 12.03 2.52 30.3 37 96.0 
30 34.7 1.35 46.8 11.92 3.76 44.8 37 95.7 
40 34.7 1.84 63.8 12.12 5.02 60.8 38 95.3 
50 34.7 2.30 79.8 12.02 6.28 75.5 38 94.6 
60 34.7 2.76 95.8 11.92 7.53 89.8 38 93.7 
70 34.7 3.32 115.2 12.20 8.78 107.1 40 93.0 
80 34.7 3.79 131.5 12.10 10.02 121.2 40 92.2 
90 34.7 4.26 147.8 12.00 11.27 135.2 40 91.5 
100 34.7 4.87 169.0 12.25 12.53 153.5 41 90.8 
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Figure 4.6 - Universal Synchronous Buck Converter Efficiency Comparison 
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4.5.4 Efficiency Comparison with Universal Buck Converter 
Now that data for both the universal Buck and synchronous Buck converter was 
obtained, a side by side comparison can be made. Figure 4.7 shows the efficiency plot of 
each converter from 10% to 100% of full load. The universal Buck converter is slightly 
more efficient than the synchronous version over the wide range ofloads. But remember 
that the synchronous version has the output diode connected in between the converter and 
the load. This diode absorbs around 5.375W at full load, but in the future this diode can 
be removed to enhance the converters efficiency. Also, since the inductor is much larger 
than required for the 30kHz switching frequency, a smaller replacement inductor with a 
lower DCR can decrease the copper losses of the converter. 
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Figure 4.7 - Converter Prototypes Efficiency Comparison 
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Chapter 5: Converter Implementation into SuPER 
Now that a universal Buck and universal synchronous Buck have been tested in a 
lab and proven to function properly, they now need to be implemented into the SuPER 
system to test the control algorithm. 
5.1 SuPER Control System as Found 
Since the PIC has the switching frequency and initial duty cycle hard coded in its 
memory, it does not need any signal from the laptop to produce a squarewave output. 
When the PIC was energized it initialized with a static squarewave having a switching 
frequency of 95kHz and a duty cycle of 57 percent. Since the control code is not 
rmming on the laptop the PIC cannot generate a PWM signal. This is a problem because 
at the PV array's MPP, only a 35 percent duty cycle is required to produce a 12V output. 
The 57 percent duty cycle will produce almost 20V on the output, and with no control 
code running to decrease the duty cycle the output voltage will remain high. 
The pnopal.c control code on the laptop was then looked at and found to only 
have code written to perform MPPT. However, the code never looked at the battery's 
voltage, just the power of the PV array. This is a problem because without a battery 
voltage feedback the output voltage of the converter is never regulated. The program will 
only try to get the maximum power out of the array, which is bad if there is a small load 
on the system and the PV array is capable of supplying a large amount of power. If the 
MPPT algorithm is running, the duty cycle will change to get the maximum power out of 
the PV array, which will raise the output voltage to increase the power supplied by the 
converter until MPP is found. This will result in the small load being destroyed, since it 
is not meant to operate at such a high voltage. 
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5.2 Simulink Simulation Control Code 
It is not known why the PIC was programmed to initialize at a 57 percent duty 
cycle, but it was reprogrammed to initialize at a zero percent duty cycle. The control 
algorithm was adjusted to implemented the code found in Sheffield [3], used for the 
simulink SuPER system simulation. The only part of the algorithm found in Sheffield [3] 
that was changed was the duty cycle step. The code in Sheffield [3] used a 2.5% step in 
duty cycle, but this step is too large and decreases the chances of operating at the MPP of 
the array. A 0.25% duty cycle step change was used instead, in order to allow for finer 
adjustments of the converter. The pnopal.c code was then modified so the system could 
be tested with the new algorithm. 
5.2.1 Implementation 
Figure 5.1 shows a flow chart that represents the control algorithm. It has two modes 
of operation, Bulk and Float, and is initialized to start in bulk mode. Bulk mode is used 
when there is a large load on the system, or the battery is in a low state of charge. Float 
mode is used when there is a light load on the system, or the battery is in a high state of 
charge. The algorithm works as follows: 
1) Sensor data is taken and the algOlithm starts to run. 
2) If the power out of the array is less than 3W, and the converter is in Bulk mode, 
the duty cycle will increase. 
3) If the array power is not less than 3W, and the battery voltage is less than 13.7V, 
the MPPT algorithm is implemented. The counter used to determine if the 
converter will change to Float mode is also reset to zero. 
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4) If the converter is operating in Bulk mode, and the battery's voltage exceeds 
13.7Y, the Float mode counter is incremented by one. If the Float mode counter 
exceeds one, then the duty cycle is decreased and the mode of operation is 
changed to Float mode. If the counter is not greater than one, then nothing 
happens. The counter is used so two consecutive readings are required to change 
the converter to operate in Float mode. 
5) If the converter is operating in Float mode, and the battery voltage is greater than 
l3AY, the duty cycle is decreased. 
6) Once the battery voltage is less than l3AY the system does nothing until the 
battery voltage is less than 12.7Y. At that point the mode of operation is changed 
to Bulk mode. 
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Figure 5.1 - Simulink Control Code Flowchart 
5.2.2 Results 
Since the duty cycle is initialized to zero, it takes a long time for the converter to 
reach a duty cycle close to normal operation. This is because the program updates the 
PWM once every second, and since very little power is being supplied by the array the 
MPPT algorithm doesn't work well. When the current supplied by the PV array is close 
to zero, it can be sensed as negative. This ends up affecting the MPPT algorithm because 
the change of power can be calculated as negative even though it could be positive. In 
this case it took almost an hour to reach a 35% duty cycle. 
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5.3 Improved Control Algorithm 
This section discusses improving the Simulink control code to increase the 
performance of the converter. 
5.3.1 Improvements 
Since the original system refreshed the duty cycle every second, and these 
changes were made a quarter of a percent at a time, the code responded very slowly to 
large changes in load. The duty cycle refresh rate was changed to five times a second, 
making the response to load variations five times as fast. This also made the converter 
capable of finding the MPP faster than the original refresh rate. The faster the program 
can find the MPP, the less time the battery supplies power that could be coming from the 
PVarray. 
Also, the original code never addressed severe overvoltage situation, and 
protecting the system from it. A decision was made that the battery voltage should never 
exceed l5V if the system is functioning properly. Another mode of operation was added 
called Safety Off, which changes the duty cycle to zero if the battery voltage is sensed to 
be above 15V. The zero percent duty cycle stops power from being supplied by the PV 
array to the battery. 
To avoid the long time it took the converter to reach a 35% duty cycle, another 
mode of operation was added called Initial. This mode will increase the duty cycle in 5% 
steps until the duty cycle reaches 35%. Once the duty cycle reaches 35% the mode of 
operation changes to Bulk and the MPPT algorithm can begin. This way the MPPT 
algorithm is not involved in increasing the duty cycle from 0% to 35%. If the battery 
voltage is ever sensed to be above 13.7V while in initial mode, the mode of operation will 
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change to Bulk mode. Once in Bulk mode the converter will switch to float mode if the 
battery's voltage is above 13.7V for two iterations of the code. The improved algorithm 
can be seen in figure 5.2. 
Che<:I< Current and Voltage
Sensors 14------------------'N 
Bulka. Float &NO- Vb> 13.7V Vb>:: 13.4V ~
YES YES+ ISet Duty Cycle 10
oo~ YES
Charge Mode = I 
Safety Off I 
Float Count >1 0-1 No Change 
Vb < 1J.7V YES 
oc < 35% EP I 
NO 




Figure 5.2 - Improved Control Code Flowchart 
5.3.2 Results 
The SuPER system was tested with the improved control algorithm which worked 
quite well. The program was started and the duty cycle increased to 35%. After which it 
switched to Bulk mode and started to perform MPPT. Once the converter started to 
charge the battery the Mode of Operation Board was set to Charging, and the ultra-
capacitor was charged. After the capacitor was fully charged the Mode of Operation 
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Board was changed to Nonnal, and the laptop and refrigerator were added as loads. The 
program was still running in Bulk mode, and the MPPT algorithm eventually adjusted the 
duty cycle to 56.4% to supply l20W from the PV array (apparently the most power ever 
observed being supplied by the PV array with the off the shelf converter was 120W). At 
this point the converter was supplying both the laptop and fridge, as well as charging the 
battery. When the laptop and fridge were disconnected from the system, the converter 
went into Float mode and the duty cycle was decreased. 
Under heavy loads if the duty cycle gets too high, the converters output voltage 
will start to decrease. This is because the PV array does not have enough time to 
replenish the charge of the input capacitor when the switch is off. 
5.3.3 Converter Control Code Difference 
The same control code can be used for both the Buck and synchronous Buck 
converter. The only difference between the two is that the switching frequency of the 
PIC must be programmed to supply 100kHz for the universal Buck and 30kHz for the 
universal synchronous Buck converter. Also, the DEV 2 P06 NiDAQ port will supply 
the universal synchronous Buck converter's gate driver shutdown signal, which turns the 
driver on and off. 
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Chapter 6: Conclusion 
The goal ofhaving a Cal Poly built DC-DC converter was finally realized this 
quarter by completing both the universal Buck and universal synchronous Buck converter 
prototypes. This section concludes the work done on the SuPER project and discusses 
achievements and recommendations for future improvements. 
6.1 Achievements 
Both the universal Buck and universal synchronous Buck topologies presented in 
this thesis were successfully implemented into the SuPER system. Both converters can 
perform the same functions as the off-the-shelfDC-DC converter that was previously 
used in the SuPER system. With the future development of the PWM control algorithm, 
and an increased understanding of the battery, the converters have the possibility of 
outperforming the off-the-shelfmodel when it comes to extending the life of the battery. 
The limitations of the standard Buck converter topology, with a current source 
input, were successfully overcome with the addition of the input capacitor used by the 
universal topologies presented in this thesis. The equations to determine the minimum 
input capacitor size and the RMS current rating were derived and proven to be valid via 
PSpice simulation. By adding the input capacitor, the PV array's constant current can be 
successfully stepped up without the use of a transformer. This makes the converters 
lighter and cheaper than topologies that use transformers, such as current fed, since 
capacitors weigh and cost less than a transformer. 
Both the universal Buck and universal synchronous Buck converter prototypes 
have their own strong points and weak points. The universal Buck converter currently 
has a higher efficiency than the synchronous version, but has a more complicated gate 
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drive circuit due to the battery load and PIC interface. The synchronous Buck converter 
has a lower efficiency, but a much simpler gate driver circuit. Since the synchronous 
version has the potential ofbecoming more efficient than the universal Buck converter if 
the recommendation presented in the following section are implemented, it should be the 
converter used by the SuPER system. This will allow time for the bugs to be worked out 
with the control scheme using the prototype, while a more efficient version is being 
developed. 
Although there is still room for improvement when it comes to the PWM control 
algorithm, the current version is a significant improvement over the code that was 
originally found operating on the system. The original code would have eventually 
destroyed the loads connected to the converter, and possibly cause thermal degradation of 
the battery, since the code had no battery voltage feedback. The new algorithm monitors 
not only the PV array's voltage and current, but the battery's voltage as well. This 
eliminates the possibility ofdamaging any of the loads connected to the converter, 
because the algorithm adjusts the duty cycle accordingly based on the battery's voltage. 
6.2 Future Recommendations 
The current NiDAQ's should be replaced with ones that output low when they are 
initialized, since the current ones output high when they first receive power. This causes 
a problem because the SD pin of the universal synchronous Buck converter will tum on 
the gate driver, even though it should be off. By replacing the NiDAQ's with an alternate 
solution that keeps this from occurring, the reliability of the system can be increased. 
This will also allow the removal of the output diode to take place, since there will no 
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longer be a possibility of inadvertently grounding the battery through the converters low 
side switch. 
Since the low sideMOSFET losses combined with the freewheeling diode 
conduction losses ofthe synchronous converter are less than the Buck version's 
freewheeling diode conduction losses, the synchronous version has the potential of 
having a higher efficiency. The power dissipated by the inductor in the synchronous 
version is one reason why a smaller inductor, which should have a lower DCR, is 
preferred. If a more suitable inductor cannot be found for a switching frequency of 
30kHz, increase the switching frequency to 100kHz and use the same inductor as the 
Buck converter. Or, an alternate inductor with a lower DCR should be selected if at all 
possible. The synchronous Buck converter should then be more efficient than the Buck 
version, as long as the output diode can be removed. 
Currently the output diode of the synchronous versions is extremely hot with 
12.5A running through it. Even though the thermal calculation determined the junction 
temperature to be within the diodes normal operating range, a different heatsink with a 
lower thermal resistance should be used to reduce the chances of someone being burned. 
Since the control loop of the SuPER system has finally been closed, the necessity 
of the Mode ofOperation Board that was added for the ultra-capacitor should be looked 
at. Before there was no way of controlling the offthe shelf converter when it came to 
charging the ultra-capacitor. But if a MOSFET is added in between the battery and load 
bus, it could be used to disconnect the battery from the load bus. If the battery is 
disconnected, then a 100% duty cycle can be supplied by the PIC, turning the high side 
switch on. This will draw short circuit current form the PV array, which is less than five 
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amps, and charge the ultra-capacitor eliminating the need for the charging resistor. Once 
the load bus voltage is sensed to be within a certain range of the battery's voltage, the 
duty cycle can be changed to zero which turns off the high side switch and stops the 
ultra-capacitor from being charged. The MOSFET connecting the battery to the load bus 
can then be turned on to connect the ultra-capacitor across the battery. However, there 
still will be a need for a discharging resistor to discharge the capacitor when needed, to 
remain compliant with NEe according to Baskin [27]. 
The main reason for including appendices A through K is so the future students 
working on the converters have a visual record ofwhat the voltage waveforms looked 
like at different locations on the converters. This way they will have a visual 
representation of how the converter behaved under different modifications. Also, they 
might recognize a phenomenon from the images, and know how to fix it. For this reason 
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Appendix A: Universal Buck Converter Testing 
Configuration 1 
This section shows the voltage waveforms at various locations on the universal 
Buck cortverter, under configuration 1 constraints. The switching frequency was 
supplied by a function generator and set at 100kHz, and the gate driver was supplied with 
13.8V. The converter was constructed with no gate resistor, or snubber across the 
MBR2045CT freewheeling diode. 
A.1 No Load Waveforms 
The rise and fall time of the MOSFET's gate voltage at no load can be seen in 
figure A.I and A.2. At this point the converter was not connected to the power supply 
representing the PV array. The rise time equaled 380ns with a fall time of I60ns. By 
looking at the output voltage on these two figures, noise is present when the gate voltage 
goes high and low, even with no input or load on the converter. Figures A.3, and AA, 
show the noise frequency to be 83MHz during both tum on and off transitions. 
1 5.00V 2 500V + 1.31~ 500~/ f1 RUN 
1 : 
................... ······.I.·~·········:········T········:·········:······· :.. : . 
1 • -:- .:
· . . . . . 
. -:-:.~.~ ..-:..~.. -:-: ~.~ .. 1.. ;~.. -:-:.~.~..-:..~. f. ~. ~ ..: ..~.. -:-:.:;.~ ..-:..~;.-:-:. ~. ~ .-:..~.. -:-: 
1 ~ : + : : : 
.........................:.. : : ± ! ! ! ! .
I : : -;. : : : : 1 
......
i 
·1·1·[· 'J :.1..:L·l) :.1..:L-l·J :.!..:L·l·J :.1_-\::l·J :.I..:L- t·J :.1..:L·l) :.1..:L-l·J :.!..:L·l·J :,I":~'l '= 
I : T . 
· . 
..... . . .1..; : -: ; ; ; ; . 
1 : ~ + : : : : 
..........••••••••........ 1.. : .......•. ; -: : : : ; .
I : : 1: : : : 




tl - -190.0ns t2 - 190.0ns 6t - 380.0ns 1/6t - 2.632MHz
Figure A.l - Vgate Rise Time (Ch 1) and Vout (Ch 2)
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1 5.00Y 2 500V .- 1.69~ 500~/ f1 RUN 
: I .
................... .+- ; , :.. J. ~ ..
• • • 1 I : 
· ; ••.•..... : ..•...... , ..•...... , ...j.... ..•..... , ....•.... ; ........• : . 1 • J ~ .
• • • • .:.. • • • 1 • 
: : : : .;. : : : 1 I : 
· : : ~ : + : : ;.: .. J : . 
: : : : 1. : : : , : 
: : : : 1 : : : I : 
: : : : 1 : : : I :
·--: :-. -:-:- J~I.:L- ~'J :.G"L·l-~~I.:L-!.'J :'~L·l·J~'-f!.'J :.G"LTJ~'':L-!.? :.G"L·l-J-=].:"]:: L _-=; -. -:- .j":
· . . . .:.. . . ., I .
· i : : : t i : :.:.. J. : . 
: : : : ± : : :: I : 
· : : : : t : : i.:.. J. : . 
• • • • .:.. • • • 1 •
: : : : + : : : ' : 
· : : : .;. : : : : 2 
tl 3.290us t2 3.450us ~t 160.0ns l/~t = 6.250MHz 
Figure A.2 - Vgate Fall Time (Ch 1) and Vout (Ch 2) 
1 5.00Y 2 200V .--123~ 50.0~/ f1 RUN 
:: I 
......... ~ : il. ~ : ~ : .
~ ~ :±I ~ ~ ~ ~
......... : : il ~ : :...... : .
: : ,.;. : : __....i¥.--­
· • I':" I . . 







I' : : : : 
'l'I'I+II'I'I'I.j'!'I'I'I.j'I'I'I'I.j·I'I'I.!.j'I'I'!'I'
I.;.
I':" I : . : . : . : . 
......... : 
· 
















,+ ~: ~: ~: ~: 






































tl -127.0ns t2 -115.0ns ~t = 12.00ns l/~t 83.33MHz 
Figure A.3 - Vgate (ChI) and Vout (Ch 2) During MOSFET Turn On 
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1 s.oov 2 200'0' +-123~ sO.O~/ ~1 RUN 
; I . 
......... : : : : --;.- : . . . . ; . .I. ; ; .
· . . . . .
· . . . . .
, : :
· . . . . . , : :
· . . . . .
· . . . . . , : :
· . . . 
tl = -22.00ns t2 = -lO.OOns ~t = l2.00ns l/~t = 83.33MH2 
Figure A.4 - Vgate (ChI) and Vout (Ch 2) During MOSFET Turn Off 
A.2 Full Load Waveforms 
The converter was then tested at full load and table A.I shows the conditions 
during testing. Figure A.5 shows the maximum and minimum gate voltage value, while 
Figure A.6 shows the maximum, minimum, and average output voltage. The output 
voltage was then zoomed in to get a better image of the noise in figure A.7. Figure A.8 
shows the input voltage coming out ofthe buffer and going into the gate driver. The 
diode's voltage undershoot that occurs when the diode turns on, and the overshoot that 
occurs when the diode turns off, can be seen in figures A.9 and A.IO. To measure the 
MOSFET's drain to source voltage with the oscilloscope, the drain voltage and source 
voltage must be measured using two different channels as seen in figure A.II. Using the 
math function on the oscilloscope, the source voltage can be subtracted from the drain 
voltage and displayed on the scope. Figures A.12 and A.13 show the MOSFET's drain to 
source voltage undershoot and overshoot. 
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Table A.l - Full Load Conditions for Configuration 1 
1 20.0V 2 5.00V +6 .20~ 2 .OO~/ :f1 RUN 
••••••••• i••••••••~~ •••••••• !••••• ·••• i•••••••• f•••••••• !•••••••• ~ •••••••• !••••• ·••• :••••••••• 
· . . . . . . . .
· . . . . . . . . 
"" i", ,j.", J" ,..1", t", I"" i,,· ,., i"".Ji"" 
: : I" . :: p" . " 
· . . .
· . . .
· . . .
.. . . . 
. . .. . . . . . : : : : -+- : : : : .
· . . . . . . . . 
• I' . . . . • • . 
: •. : _: : : I.: : : 
......... : 'J: : '~ .. : i : J: \ : .
·········,·······~:·········,·········,········t······ .. , , , , 2 
VmaxCl)-48.75 V VminCl)--13.75 V 
Figure A.5 - Vgate Measurement (Ch 1) and Vout (Ch 2) 
1 20.0V 2 5.00V +6.20~ 2.00~/ :f1 RUN 
......... , ! "!" : t "!' "':' : : .
......... : , : 1 : T : ( : j .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· ! : : : -+- : : : : .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· I . I . I . I . i .I . I· I . I, i· I . I . I . I . i . I . I . 1lJ. i. I . I . I . I ..:t. L' I . I . I . i.I . I . I . Ii· I . I . I . I .j. I . I . 'l.J...:i . I . I . I . I ....1 
: : IT"" : :: r"'- : " 
· . . . .
· . . . .
· . . . . 
· ~ i,1' ! ~ '1' T ! t' ! \ . 
1 
· i r, i :--.. i + i ~ i ~.. i . 
· , , : , ! , , ' , .
~ ~ ~ : ! ~ : ~ ~ 2 
Vavg(2)-11.31 V Vmax(2)-13.13 V Vmin(2)-9.688 V 
Figure A.6 - Vgate (Ch 1) and Vout Measurement (Ch 2) 
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1 20.0V 2 1.OOV r6.20~ 2.00~/ :f1 RUN 
••••••••• : •• 0 •••••• : •• o' 0 •••• : ••••• 0 ••• ; •••••••• -+ : : 0 ••••••••••••••••••••••••••• 
· . . . . . .
· . . . . . .
· . . . . . . 
· . . . . . .:.---.- -...... 
· ~ Jf :..... .,. ~ ........ ~ ~ ........r ;..... ... ~ .
: :. i...:. !.. i.. :.:.: .
0 0· J • I . , . I . i l· I . I '1 i· I . I . I . I . i I . I . 11ki.: j .I . I . I . I I,.I . I . I . ioJ. I . I . J, i· I . I 0 I . I . i.I . I . tl&li., i.I . I . I . I . 4-.1 
: : : : r' : ' 
· . . . .
· . . . .
· .. . 
......... : : : : --:-- : : : : .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
• ••••• 0 • 0 : 0 •••••• 0 0 0 • •• 0 0 : 0 •••• 0 •• 0 ; • 0 0 ••••••t········:· hi.i' + t······· ••• J tt.l. 0 
~ II ~ : ftl"~~ ~ ~ ~ ,y-~0 
· . . .. ..
: : : --:-- : : ; : .
· . . . . . . .
· . . . . . . . 
: : : : : : : : 2 
~-=;---";"""":"""~=-:-:-:---:----;--;-------::=-:-----:-==:::;:..:..=-:""""7'":'-:----:""':""-:-;---=:--.::=--==-=:-:-:-:------' +
Vavg(2)-11.28 V Vmax(2)-13.34 V Vmin(2)-9.750 V 
Figure A.7 - Vgate (Ch 1) and Zoomed in Vout (Ch 2) 
1 20.0V 2 lO.OV r6.20~ 2.00~/ :f1 RUN 
· T: . . f 0 • 0 • 
......... :. ~ : : : -: : : : : .
......... i ~ : , .. i ! , r. , , .1 
: ~ ~ ~ t ~ : : : 
.":'i'.'." j,·:·".i,:·,~,C,·,.,L"·,I,.,,!,·,.,·,.C,·,~~C:.".1
: : r : :: p. , 
· .. ..
· 
· . .. . . 
.................. : : : : : : .
1;.1. : : :t : :..10. : 
: rr ". : : ~ : :~ '1
•••••••••'••••••• ··; •••••••••;•••• ·,~i ••·•••••l
~
••••••••,•••••••..;•••••••••;•.••. ,~ •.•••..•• <i 
: ~. : : ;t : : : 
Vavg(2)-5.865 V Vmax(2)-22.50 V Vmin(2)=-5.625 V 
Figure A.8 - Vgate (Ch 1) and Gate Driver PWM Input (Ch 2) 
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1 20.0V 2 20.0V .-6.20~ 2.00~/ f1 RUN 
.........; ~; ; ; f , , .
· ~ , ; \.. ·1· t i r· ~ 1 ~ . 
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
......... : : ~ : +········:········1··· .. ····:·········:·········
· I . I . I . I . i.I . I . I . Ii· I . I . I . I . i.I . I . I IL.. i.I . I . I . I 11 .I . I . I . i.I . I . I . Ii· I . I . I . I . i.I . I . I ~. i.I . I . I . I . ....1 
: : : : : : : : r : ' 
......... ~ .. .. ~ --i ~ .. .. 1 ~ ~l ~ ~ . 
: ~ . : ~ ~ r : 
.................. l.. ·.. ·..T........:......... t: ········j········l·········1·········~·········
, ......... ,...... , ......... ,...... 2
· . . .
· . . .
· . . .
· . . .
· . . . 
&' - . . 
Vavg(2)-11.95 V Vmax(2)=55.00 V Vmin(2)=-4.375 V 
Figure A.9 - V gate (Ch 1) and Vdiode Undershoot (Ch 2) 
1 20.0V 2 20.0V 2.00~/ f1 RUN 
· : : : : --:-- : : : : .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
·········!········r········j·········!········ !········,·········f········1·····-·I ~j 
.,.,.,0:.,.", i,.,.,.,i..,'~J,',J,.,."T.,.,., :""I:,~I,·",.J
:- - - :- - rr : : - - -: - - rr--": ' 
· . .. . 
......... ~ ~L- ~ ~ j ~ ~ ~ ~ .
------~ -----.. ~ ~.:.[.~ .-. ~.~ ~.-:_~::: ~.~ ~.~ .-.f::.~ .-.~ .-. ~
.................. : : . : : . ........... .
· . · .
· . · .
· . · .
: : ~ t ~ ·· .. 2 ~ ~~~--d: : '~~~~~ ~~ ~:""""':"""
· . . .
· . . .
· . . .
· . . .
· . . . 
Vi (2) 34.56 V V2(2) 55.31 V ~V(2) 20.75 V 
Figure A.10 - V gate (Ch 1) and Vdiode Overshoot (Ch 2) 
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1 20.0V 2 20.0V .-6.16~ 2.00~/ f2 RUN 
••••..•• :i·· ••. :•.J.. ::: ••••...••• :~.• :: •••••1••.....•...••• •• x••• ··:·•.•:..•~.....••. :'.
..............L ~~ t...........r ~ .
: : : : .;. : : : : 1 ·~'~·~!~·'.:...'·~!~·~'·~·!.:...'·~'~·~'·~·'.:...'f'~·~'+'..:...'·~'i·~I.~.I.:...!.~I~.~!.~.I.:...I.~~
......... : U· : : T :'" Ii·········:· : .
------:-----r . --~-----1- ----f-----~ --: ----­
................. . : : : --:-- : : : : .
· . . . . . . .
· . . . . . . .
· . . . . . . . 
" ... 
: : u.. : : : : : Iii.. : 2: : ~~~~~~--.~~~~: : ~~~~~
: : ,.. : : ... : 
· . . .
· . . .
· . . .
· . . . 
V1(2) = 34.56 V V2(2) = 55.31 V ~V(2) = 20.75 V 
Figure A.ll- MOSFET Drain Voltage (Ch 1) and MOSFET Source Voltage (Ch 2) 
1 20.0V -2 20.0V .-6. 16~ 2 .OO~/ f2 RUN 
. .: . . t . . . .
.: ..•••• ·· •••·••••..•••• ·· ..•.•.• ··.~ .••• ····.I .• ·.:··.: ••• ::: ••• i·: ••••. ·.i:.:.·:~ .• i· ... ··· ••
: : .... : :: ~rr : 
· . . '"
_~'J_,rJ _,_c~·.······!.···· 'JL'J ---i'J _,_I _,_~,li.···.···. i··.·:· -IJ_,_c' 
~ '!' : : :- : r : :
. . . . . . . . . 
: : : : : : : : : 
...:...:.:...:.:..:.~ ...:.: ..:..... ..:...:~:...:.:..:.....:..~.:... . ..:...:.:...:.~....:....:.... :f-':"':':":"'~"':"''''':''':' ~.:..:. ....:...~ ...:...:.:...:.:..:.~ ...:.....:.: ...:...:
••••••••• r •••.••••• r •••••• · •• r ••••••••• !••••••••I•••••••• !.· •••••••• !•••.•••• :,: ••• ··· •• r ••••••••• 
: : : : *- : : : : 
V1(2) 58.31 V? V2(2) - 36.56 V? ~V(2) -21.75 V? 
Figure A.12 - Vns Turn On Undershoot 
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1 20.0V -2 20.0V .6. 16~ 2 .OO~/ :f2 RUN 
......... : ~; ; : f : : ; : .
: : : : .;.. : : : :
- - - - - - - - - - - - f - - ~ - - - - - - - - ­-~ ~ ~- ~ ~ ~ -~
......... : : : ·Iik:.:········ -r- : : : u;.... : .I-----~ --- ""': r -----~----~~~
......... :........ : ~ !........ f : :~ . 
. I . I . I . I . i.I . I . I . I &. i . I . I . I . I l. . i . . I . ..i I . I . I . I . 
: r ~'






· . . 











· . . 
: ...... : :::t :::
V 1(2) - 93. 3 1 V? V2 (2) 111 . 6 V? ~V (2) - 18. 25 V? 
Figure A.13 - Vns Turn Off Overshoot 
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Appendix B: Universal Buck Converter Testing 
Configuration 2 
This section shows the voltage waveforms at various locations on the universal 
Buck converter, under configuration 2 constraints. The switching frequency was 
supplied by a function generator and set at 100kHz. The converter was constructed with 
no gate resistor, and a 2.2nF snubber across the MBR2045CT freewheeling diode. 
B.1 Full Load Waveforms 
The converter was tested at full load and table B.1 shows the conditions during 
testing. Figure B.1 shows the maximum and minimum gate voltage value, while Figure 
B.2 shows the maximum, minimum, and average output voltage. The output voltage was 
then zoomed in to get a better image ofthe noise in figure B.3. The diode voltage 
undershoot that occurs when the diode turns on, and the overshoot that occurs when the 
diode turns off, can be seen in figures BA and B.5. To measure the MOSFET's drain to 
source voltage with the oscilloscope, the drain voltage and source voltage must be 
measured using two different channels as seen in figure B.6. Figures B.6 and B.7 
measure the MOSFET's source voltage overshoot and undershoot. By using the math 
function on the oscilloscope, the source voltage can be subtracted from the drain voltage 
and displayed on the scope. Figures B.8 and B.9 show the MOSFET's drain to source 
voltage undershoot and overshoot. 
Table B.t - Full Load Conditions for Configuration 2 
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1 20.0V 2 5.00V .6.161§ 2.001§/ :f1 RUN 
............................ : : + : : . 






.................. : : : ~ : : : .
· . . 
~
. . . . .
· . . . . . . .
· . . . . . . .
· . . . . . . .
· I . I· . . i. . . I . Ii· I . I . I . I . i.I . I . I . 1I..ai. I . J • I . 1.1 . . ..1.. i.J • I· I ..J I· I . I . I . I .j. I . I . I . h~. I. . . . 1A. 1 
: ~ ,~ t : : ~ , : ~
· . . . . . . .
· . . . . . . . 
· : : : : -+- : : : : . 
: ~ :_: t : ..i. : : 
: .~ : : : : '~ : 
, •••••••J.r·'·····F'·····:···'········· ••••..•.• , 
VavgCl)=15.89 V VmaxCl)=49.38 V VminCl)=-15.00 V 
Figure B.I - Vgate Measurements (ChI) and Vout (Ch 2) 
1 20.0V 2 5.00V .6. 16~ 2.001§/ :f1 RUN 
......... ; ~: : : f ; : : : .
..•.•••••••••••••• , •••••••••••••••<•• : .••••••• t········;········r·······,·········:·········
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . 
· : :....... .: -+- : : : : .
· . . . . . . .
· . . . . . . .
· . . . . . . . 
· I . I . I . I . j . I . J . J . J i· I . I . I . I . i.I . I . I . Ill. I . I . I . I i.1 .I . I . I . i.I . I . I . Ii· I . I . I . I . i.I . I . I .Ill,., .I . I . I ....1 
: : 11":' : : : : ~ ~
.. . 
. 
· : '1: '1' ~.' ~ T : ',; :. ~.' ~ . 
: .~ : : : : '": : : 
......... : : : : .....:-- : : : : .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
......... : [ : : ± ..~ ~ ~ ~
: : : : ± : : : : 2 
Vavg(2)-11.95 V Vmax(2)-12.81 V Vmin(2)-11.09 V 
Figure B.2 - Vgate (ChI) and Vout Measurements (Ch 2) with Snubber 
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1 20.0V 2 1.00V .6. 16~ 2.00~/ f1 RUN 
· . . .
· '1' : ........ i :......... . .~ ~ ~





· . . . .. . 
.................. ; : : --:-- : : : : .
· . . . . . . .
· . . . . . . .
· . . . . . . .
· . . . . 
· I . I..J. . i. . . . j . I . I . I . I . j . I . I . I . 1I...i. . . . I -t. I . l· . . i. . .. i· I . I . I . I .j. I . I . I . ~l..i.. . . . I . 14-,1 
: : II': t : : : ,~ ~
· . . . . . .
· . . . . . .
· . . . . .
· : : : : --:-- ; : ; : . 
· . . . . . . . .
· . . . . . . . .
· ... . 
U'l~ ~' : "I~ : : i ~...-...-....-.;-~-......tl;r~II'-----.I
. .
· .. . 
· : : : : --:-- : : : : .
· . . . . . . . .
· . . . . . . . . 
: : : : : : : : : 2 
~_--:-:-::_~~."':-:----:-:--__: ----:-:--_-::-:-:-----==-=-'"::t:>...:-=---:~-:__--:-:-_::---:--:--:--_:--:-:::--::==-:--:-:-_-----' + 
VavgCl)=15.91 V VmaxCl)=50.00 V VminCl)=-13.75 V 
Figure B.3 - V gate (ChI) and V out Zoomed In (Ch 2) 
1 20.0V 2 20.0V .-6.16~ 2.00~/ f1 RUN 
......... ! T, : , t , : .
· ; 'f ; \.. ~ -: ; ., ; \.. ~ . 
\ . \ ~ l ~ 1 ~ ~
•,.:•.• ,•i.:•,•,.: i.,.,.,.,. i•,•:.:.•J•:.,•,•,I,•,•,•:.:.,•,•,•,i.,·,.,·,·!.,.,·,·.J.,.,.,·,. <J 
~ : : "": + : ~ ~ "': ~
· ~ ! f ! i ~ ~ i.; . 
...• ," t,· 2 
I---...........;---~.;..~ ~.• - -'''; ~.• - _. .. ~.. - _.~ ~:. - _.~ '"-'--""!+:i:
. . ~
- - ;..... -...---.-- '-:­
.: 
VI(2) - -625.0mV V2(2) - -5.625 V ~V(2) - -5.000 V 
Figure BA - V gate (ChI) and Vdiode Turn On Undershoot (Ch 2) 
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1 20.0V 2 20.0V .-6.16~ 2.00~/ f1 RUN 
· ~ . . f . . 






· . . . .. .. 
· : . . . . . . .. : :....... .: -:-- : . . . . . . .. : :....... .: .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
· . . . .i.I . I . I . Ii· I . I . I . I .,. I . I . I . ki. . . . ..t . .I . I . i . I . I . I . Ii· I . I . I . I . i.I . I . I . I ~. . . . . ....1 
- - -~ - - - ~ - - - ~- - - '" ~ - - :i:- - - ~ - - -f - - ~ - - IJ-~ - - - ~
· .. 
.~ '-' ~.~ ~'~!-' ~.~ ~.~ '-'~"""" ~ +'-' ~.~ ~'-t ~.~ ~.~ '-' t·~ ~.~ '-'~' ~ ~ '~!-' ~.~ ~.~ '-' 
· '" . 
.................. : : : + ; : : .
· . . . . . .
· . . . . . .
· . . . . . .
· . . . . . . 
: : : : : . 2 
~ ~~~.w: : ~-.----~+O'~~---__. -J: : '~~---~1+i
· . . .
· " . .
· . . .
. . 
....: ::t:: 
V 1(2) = 35.00 V V2(2) = 53.13 V 6V(2) = 18.12 V 
Figure B.5 - Vgate (ChI) and Vdiode Turn Off Overshoot (Ch 2) 
1 20.0V 2 20.0V .-6. 16~ 2 .OO~/ f2 RUN 
...... 
. I " 
••••••••• '••••••••J••••••••'••••••J••••••• ·4 ••••••••·•••••••• J•••••••• i•••••• J•••••••••
~ r; : .,..-: + ~ .r : "':
·········l····· .. ··1·········:· .. ··· .. ·~········ ±········1 .. ·······1· .. ······~··· .. ····~········· 1 
· ~ I ~. ~! .~. I~I . ~ !~ .~ I .~. !~I . ~ I ~ . LI .~. I~I t I ~. ~ IJI~I . ~ I J' ~I .~. I.~ ~ ~l ~. I~I .~ ~. I ~ . 
......... ~ t········~·········~········+········~········i ~ ~.· .
------~-----~ ~------;-----~-----V· -~-----
... '···r·y··;········ ...•..:.••.•. :.. ,
Io-- ,;.--.....s: ......... : ..... .......__ "'-'_-J
: : I' : 
~
:: r : 
· . . .
· . . . 
....: ;t::
V1(2) - 34.38 V V2(2) - 48.75 V 6V(2) - 14.38 V 
Figure B.6 - MOSFET Drain Voltage (Ch 1) and MOSFET Source Voltage (Ch 2) 
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1 20.0V 2 20.0V ~6. 16~ 2.00~/ f2 RUN 
· T: : . l : : 
::.::.,.::::J::.:.:.[.:.:.:'11. ::::::::I:::::,:::J:.:.::: :::::::~:::::::.:
......... : 1" f, ........ ± r: : : . 
.,.,.,.,.!.,.,.,.,.!.,.,.,.,.!.,.,.,.,.!.,.,.,.'!'.,.,.,.!.,.,.,.,.!.,.,.,.,.!.,.,.,.,.. ,.,.,.,.~
......... : . . . . . . .. IL:········:·········:········ 1. :........ Iii: : . . . . .. . .. . .
...•.... T., , ~ ,. ~····r···· ,
I----.......--..-... ~ ........._.... ...... _.... ...... -- ............;...._...........~--~.,.~ ~
. . . . 
- .- - - '- - +- -- ~ - - -: - ­
..... x:: 
V 1C2) = -625.0mV V2(2) -9.375 V ~V(2) = -8.750 V 
Figure B.7 - MOSFET Drain Voltage (Ch 1) and 
1 20.0V -2 20 .OV ~6. 16~ 2.00~/ f2 RUN 
T. 1
::::.::::i.·::·:.::i:.·:.·:.:'.·: .. ::J: •• :.· •• !··.··.·., •• :: •.:.•,••• ·•• ·:.i·.:·.:·J ..·••:.••
· ~ ~ Irf . . ~ ~ Irj 
_~1'J J1J _'_L~':'" Ie 1J -,J.J_,jJ "_~1r' r J1J _'_L 
-. - - -. - - .- - - ;.... - - ±- - - ..;.. - - r- -~ ­
•••••••••!••••••••• 1••••••••• i· •••••••• i••••:••• i•• ••• •• ·i ••••••••• i••••••••• I.· •••••••1••••••••• 
· . . . ..:. . . . . 
~ ..: [ : i ~ : : ~
V1(2) = 58.13 V? V2(2) 46.88 V? ~V(2) = -11.25 V? 
Figure B.8 - Vns Turn On Undershoot 
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1 20.0V -2 20.0V .6. 16~ 2 .OO~/ f2 RUN 
· T: . . l . . . . 
.~ .~. ~~ .~..~..~~~.~ ..~. ~~..~ .~ .. ~ ..~..~. ;.'~'~' "l' .~..~. j"~' .~. 0J'~ .~. ~~ .~..~..~
......... ~ ~ "~ J -+- ~ i bil·i . 
: ----- ~ ---- ~ . ~ ----- -~---- IF 
......... : : : : --:-- : : : : .
· . . . . . . . .
· . . . . . . . . 
. I . I . I . I .j. I . I . I . I~' .. :... I, i.I . I . I . I t I . I . I . I . i.I . I . I . I lL .~ I . i.I . I . I . I . 
: '!'"" : : t : ~
· . . . . . .
· . . . . . .
· . . . . . . 
..... 
V 1(2) 93.75 V? V2(2) 111.9 V? tN(2) 18. 12 V? 
Figure B.9 - VDS Turn Off Overshoot 
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Appendix C: Universal Buck Converter Testing 
Configuration 3 
This section shows the voltage waveforms at various locations on the universal 
Buck converter, under configuration 3 constraints. The switching frequency was 
supplied by a function generator and set at 100kHz. The converter was constructed with 
a 470 gate resistor, and no snubber across the MBR2045CT freewheeling diode. 
C.1 No Load Waveforms 
The rise and fall time ofthe MOSFET's gate voltage at no load can be seen in 
figure C.I and Co2. At this point the converter was not connected to the power supply 
representing the PV array. The rise time equaled 850ns with a fall time of 660ns. By 
looking at the output voltage on these two figures, noise is present when the gate voltage 
goes high and low, even with no input or load on the converter. Figures C.3 and CA 
show the frequency ofthe noise to be 119MHz during tum on and 15MHz during the tum 
off transitions. 
1 5.00V 2 200'0' ..r-920~ 500~/ f1 RUN 
_ : I 
.........L i i : t : : : ...••....1.. : 
. . • • ..:.. I' . 
: : : : 1. i: . 
.~. ~.:-:-: .~..~.. ~:~.:-:- ..~. :~.. ~. ~.~ ..~..~. f. ~.:-:-..t. .~..~. ~ :-:- ... I .. ;.~. ~.:-:-! .~..~.. ~
: : : : i. i 1 :.' : 
: : : : 1. i :
......... : : : : + ! : 1.. : : .
: : : : ± i : I: : 
: : : : : i : : : 
..: 1_' !.._ :. _ . . I • 1 . 1 . '. . I· • I •.. 1 . I • 1 . 1... 1 . 1 . 1 . 1 .,. I' 1 . I . 1.....! :.1..: 1_' !..j :.1..: 1_' !.I..! :.i..: I.: !. ...! :.1..: L!. ...! :.1..: I.: 1 
: : : : Ii: I: : 
......... : : : : + : : 1.. : : . 
: : j : ± i : I: : 
......... i········· i·········:········· i········ ! ! i····· .1 .. ; i·········
: : : : t : I: : 
........ : : , 2






· . . 
tl = -420.0ns t2 = 430.0ns 6t = 850.0ns 1/6t = 1.176MHz
Figure C.1- Vgate Rise Time (Ch 1) and Vout (Ch 2)
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1 5.00V 2 200V ..r-920~ 500~/ ~1 RUN 
I : -.-~ I 
........ + : ~ ; I. 
~ : I : 
tl -180.0ns t2 480.0ns ~t 660.0ns l/~t 1.515MHz 
Figure C.2 - Vgate Fall Time (Ch 1) and Vout (Ch 2) 
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· . . . . . . I
· . . . . . . 
· ' .. : : : : --:-- : : . .. L ... 
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· . . . . . . 
· • . •• .. ' ·1· '1-1' i'IL I·j I, i.I . I . I . I . 1 
: : I
: : I
· . .. .:: I
· : : : : -i- : : : .. L ••• 
· . . • ..:.. . . . I 
: : : : ~ : : : I
: : : : + : : : I 
· : : : : -i- : : : .. L ••• 
: : : : + : : : I
: : : : ± : : I 
Ul'\lIIIl~~.
tl = -102.4ns t2 = -94.00ns ~t = 8.400ns l/~t = 119.0MHz 
Figure C.3 - Vgate (ChI) and Vout Noise (Ch 2) During MOSFET Turn On 
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1 5.00Y 2 100'0' +-442~ 50.0~/ ~1 RUN 
I 
........ ...-:-- : . ...... l .. ; ......... 
. . 
. . I :1-"'......._-=---""':"'"lI--~--"""':"'--~"IUI.l.
••••••••• : ••••••••• : ••••••••• : ••••••••• : •••••••• ~ ••••• 00':" . l .. ; . 
. . . . . . 
: : : . : : : I : 
: : : : .;. : : I :
..... _ ... : ....•.•.• : •.••••••• : ••••••••• : •••••••• ...:... •••••••• : ••....... : .. J. ..... : . . . . .. ..: ...•...
: : ~ ~ ± : :: : I: 
: : : : ; : : I : : 
·1·I·j·l- i '1'1'1'1' i '1'1'1'1' i ·1·1·I·j· i'I' 1·I·j +1'1'1'I.j'I"'I'" i 'IJI')'I' j'I'I'll,.j .1.1.1.1. 1 
: : : : 1: : :: : I:
......... : i : : t : :.. ; j l .. : .
: : : : ± : ::: I:
......... : : : : t. ... : :.. ~ : l .. : .
. . . . ..:.. . . I . . 
~ : : : ± : : I :: 
2 
tl = -326.0ns t2 = -258.0ns ~t = 68.00ns l/~t = 14.71MHz 
Figure CA - Vgate (ChI) and Vout Noise (Ch 2) During MOSFET Turn Off 
C.2 Full Load Waveforms 
The converter was then tested at full load and table C.l shows the conditions 
during testing. Figure C.5 shows the maximum and minimum gate voltage value, while 
Figure C.6 shows the maximum, minimum, and average output voltage. The output 
voltage was then zoomed in to get a better image of the noise in figure e.7. Figure e.8 
shows the input voltage coming out ofthe buffer and going into the gate driver. The 
diode voltage undershoot that occurs when the diode turns on, and the overshoot that 
occurs when the diode turns off, can be seen in figure C.9. To measure the MOSFET's 
drain to source voltage with the oscilloscope, the drain voltage and source voltage must 
be measured using two different channels as seen in figure e.IO. Using the math 
function on the oscilloscope, the source voltage can be subtracted from the drain voltage 
and displayed on the scope. Figures C.II and C.12 show the MOSFET's drain to source 
voltage undershoot and overshoot. 
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Table C.I - Full Load Condition for Configuration 3 
1 20.0V 2 5.00V .--920~ 2.00~/ f1 RUN 
••••;i••••••••• !.· ••••••• '••••••••• '.· ••.••• !•• ·;i••.•••••• ,.· ••••••• i••••••••• i•• ·•••• ·•
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
. . .. . : : : : --:-- . .. . : : : : . 
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
..J.J. I . I . !.I . I . I . I . !. I . 1~·.1_· _! . I . I . I . I . : . I . I . I . I fl. ~. I . I . !.I . I . I . I . !.I . I..J.· I . : . I . I . I . I . ~ . I . I . I . I . I.L; 
: : : : : -.-: : : : 
......... : : : : -+- : : : : .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
••••••••• i••••••••• i•••••••• ·'.··.· •• ··r··.··.·· t•• ··•· •• '•• ·•·· ••• r••••••••• i••••••••• i••••• ·•• ·<{ 
: : : : ::i::....: : : : 
VmaxC D=48. 13 V Vmi nC D=-3. 125 V 
Figure C.S - Vgate Measurements (ChI) and Vout (Ch 2) 
1 20.0V 2 5 .OOV .--920~ 2 .OO~/ f1 RUN 
•••.;:.•.••.• ·.j.· •..••. ·,.·· •••• ·.i··.· •••• l•• ~;.i ••••..•.• ,.· •••.••.I•.••..• ·.,· •. ·· .• ·•
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
........ : : : : -:- : : : : .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
~. I . I . i.I . I . I . I . i.I . 1...1.' I .j . I . I . I . I . i.I . I . I . I -£- I . ~. I . I . i.I . I . I . I . i.I . IlL.!.· I . i.I . I . I . I . i.I . I, . . ; 
L: : : : + ~:: : 
· . . . . . . 
......... : : : : --:-- : : .
· . . . . . .
· . . . . . .
· . . . . . .
· . . . . . . 
••••••••• I ••••••••• , ••••••••• , •••••••.• I •••••••• !•••••••• 1••••••••• 1•••••.••• ••••••••• , ••••••.•• <i 
: ~ ~ ~ ! ... ~ : 
Vavg(2)-11.86 V Vmax(2)-12.50 V Vmin(2)-11.09 V 
Figure C.6 - Vgate (ChI) and Vout Measurements (Ch 2) 
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1 20.0V 2 1.OOV +-880~ 2.00§V f1 RUN 
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!-:-_--:-:::-:':_:-=----::-:=-:--;-:'__:_-:-:-__:=::---::-=:fX"",'~"'--=-;--:_--;-:-_: -:----:-=-::--""":':--=--=-:::--:-:-;-------' .... 
Vavg(2)-12.49 V Vmax(2)-13.47 V Vmin(2)-11.56 V 
Figure C.7 - Vgate (ChI) and Vout Zoomed In (Ch 2) 
1 20.0V 2 10 .OV +-920~ 2.00~/ f1 RUN 
......... : : : . ........ --:-- : : : .
· . . · . . .
· . . · . . .
· . . · . . .
· . . · . . .
· .
· . · . . . 
..............· . . . _ : : .
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.... : : : . 
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· . .
· . . 
Vavg(2)=5.963 V Vmax(2)=18.44 V Vmin(2)=-1.562 V 
Figure C.8 - Vgate (Ch 1) and Gate Driver PWM Input (Ch 2) 
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1 20.0V 2 20.0V ~-920~ 2.00~/ f1 RUN 
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Vavg(2)-13.35 V Vmax(2)-46.25 V Vmin(2)--1.875 V 
Figure C.9 - Vgate (ChI) and Vdiode (Ch 2) 
1 20.0V 2 20.0V ~-880~ 2.00~/ f2 RUN 
••••,•••••'••••••••.'•••.•••••,•••••••••'••••••••I••:•••• i..••••.•• :•.•,.•••••
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· .. '~l' : : ; : -t- .. '.d' : : ; . . . . . . . .. . .
,. : ~ t f' ~
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.  . 
..... : : : : --:-- : : .
· . . . . . .
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· . . . . . .




:t ...: : 
Vavg(2)=12.25 V Vmax(2)=46.25 V Vmin(2)=-5.625 V 
Figure C.lO - MOSFET Drain Voltage (Ch 1) and MOSFET Source Voltage (Ch 2) 
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1 
1 20.0V -2 20.0V .--880~ 2.00~/ :f2 RUN 
~ ••••• j•••••.••• j••• ••••• ,••••••••• ,••••••••1·. T •••• i•••.••••• i•• L •••••••••••••••.•••.••• ~
· . ., ..
· .  
. . 
..... : : : : -+- : : : : . 
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
. . . . . . . .
..:.L· ~ i .~ _1":'L'l'~ :. J.:.L·l·j :..!.:.L'l.j :"I+l'j~ ij L'l'j :..!..:.L'l.j :"I':'~'l'j :..I..:.L·
......... ~ ~ i~·~· .~. i~··~ .~. r· .~..~. f·~·~·· ~ ~.~ ..~ !.~.~. ~i .~..~.,~
•. :.:: •.:::::.::: ... :.:.:,.:: ..... ', :.: ::::I:.::.::.' •• :.: .•. :: :::. :::: :.: ..:., •. :.: ••
..... 
V 1C1) -1 .812 V? V2 C1) -9. 188 V? 6V C1) -7.375 V? 
Figure C.ll- Vns Turn On Undershoot 
1 20. OV -2 20. OV .- -880~ 2 . OO~/ :f2 RUN 
......... , , , , f.. ~ , , , , ..
- - -~ - - -: - r- - ~- - - ~ - - i - - l - - j - - -~ - - -~ - - ­
~ ''': ::.:.~..:....: ::.:. ._. ~''': .n.: : : -: :.:':"-" ~''': ::.:.".-..:..~:: : : . 
. . . . . : : .. . : : --;.- .. . : :.. . : : . 
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
· . . . . . . . . 
:"~ •• i•••·•• i.:':' '}":" r':':l:'~·'· ••• ;." J":':'}":":
......... : i··················:········ i : , : : .
: : : : ±...: : : : 
V1Cl) 36.94 V? V2Cl) 45.19 V? 6V(1) 8.250 V? 
Figure C.I2 - Vns Turn Off Overshoot 
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Appendix 0: Universal Buck Converter Testing 
Configuration 4 
This section shows the voltage wavefonns at various locations on the universal 
Buck converter, under configuration 4 constraints. The switching frequency was 
supplied by a function generator and set at lOOkHz. The converter was constructed with 
a 470 gate resistor, and a 2.2nF capacitor with a 2.20 series resistor snubber across the 
MBR2045CT freewheeling diode. 
0.1 Full Load Waveforms 
The converter was then tested at full load and table D.l shows the conditions 
during testing. Figure D.l shows the maximum, minimum, and average output voltage. 
The output voltage was then zoomed in to get a better image of the noise in figure D.2. 
The diode voltage overshoot, that occurs when the diode turns off, can be seen in figure 
D.3. To measure the MOSFET's drain to source voltage with the oscilloscope, the drain 
voltage and source voltage must be measured using two different channels as seen in 
figure DA. Using the math function on the oscilloscope, the source voltage can be 
subtracted from the drain voltage and displayed on the scope. Figures D.5 and D.6 show 
the MOSFET's drain to source voltage undershoot and overshoot. 
Table D.l - Full Load Conditions for Configuration 4 
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1 20.0V 2 5.00V .-1.72~ 2 .OO~/ :f1 RUN 
- - - - - - - - - - - - - - - - - -: - - - - - -: - - - - - -:+ - - - - • :- - - - - - -: - - - - - -: - - - - - - :- - - - - ­
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I, : : : : :t L: : : : ~
T . .. r<:' 
.r ..r.• , r. ~ r.•.• ,. .. ,
·········,········:········,·········:·······t······.: , , <i 
Vavg(2)-12.01 V Vmax(2)=13.28 V Vmin(2)=10.00 V 
Figure D.I - Vgate (ChI) and Vout Measurements (Ch 2) 
1 20.0V 2 1.00V .-1. 72~ 2 .OO~/ :f1 RUN 
......... : : .. , : i········ f ~ j : , : : . 
· : : : l ± k ~..... ... ~ ~ . 
........ ,.: ,..., I······· , :::.
•.1-. L'l'~~' i'l 'I'!'I' i ·1'1'I.llr..l""I'I'I' i .. - . .i i'l .!.). I' i ')'!'I' \iIoJ ..... i ..... ...;
· { , : , t 1 0,········:····,··.'·········,········· ' 
~~: ~.
. . 
........ : : : _ : : : : .
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· . . 
: :: :::: 2 
:-:-_--:-::::-:::_:--:---=-:-:---;-:----:----;-;--_-:-::-:----:-::;f-;t"-:::--;;--::--:---...~:__-:-:-_::--=::---::-=--=-:::--:-:-:--_----' + 
Vavg(2)-11.81 V Vmax(2)-13.44 V Vmin(2)-10.38 V 
Figure D.2 - Vgate (ChI) and Vout Zoomed In (Ch 2) 
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1 20.0V 2 20.0V .-1.72~ 2 .OO~/ f1 RUN 
. . . . 
............................ : : --:-- : : : : .
· . . . . . .
· . . . . . .
· . . . . . .
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:: ;t "" . 
V1(2) 34.31 V V2(2) 38.00 V 6V(2) 3.688 V 
Figure D.3 - Vgate (ChI) and Vdiode Turn Off Overshoot (Ch 2) 
1 20.0V 2 20.0V .-1. 72~ 2 .OO~/ f2 RUN 
...................: : ··l· , : : .
....... .;.: : j,.: : ""t" j.: : ·t·:·········:·········
r: ~':
· : : : : --:-- : : : : . 
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
: : : : 1. : : : : 1 
·1·1·1·1· i 'l'I'I'I·i '1.1'1.I·i ·1·1·1·1· i'I'I'I'I+I'I'I'I' i·I'I'I'I' i ·1·1·1·1· i·I'I'I.I. i'I'I'I'I'!+; 
: : : : t : : : : ':" 
·....... ~ i i ~ ........ t ~~ i i ~ .





......... : : : : ----:-- : : : : .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
I--.....,J. ~ i . . . . . . . : : : . ~ i : 21•. : 
: : 'of' : :: 
· . . .
· . . .
· .
· . A.' 
Figure D.4 - MOSFET Drain Voltage (Ch 1) and MOSFET Source Voltage (Ch 2) 
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1 20.0V -2 20.0V +-1. 72~ 2 .OO~/ :f2 RUN 
••••••••• ,••••••••• !•••••.Ic ' ••••••••• •••••••• f.•.••• T ••••••••• i.••.•. 'j, 
. . . . i'4foI'---.......-..,-~
: : ': . T : : . . 
_L" ~,}"';' ,L~,J~,', -1, _:. '~:'" r' "J~,', .,1" .,.~
·········~·········l·········[·········[········I·····.~: ~ ~ ~ . 
V1(2) -1.312 V? V2(2) -5.750 V? ~V(2) -4.437 V? 
Figure D.S - VDS Turn On Undershoot 
1 20 .OV - 2 20 .OV + - 1 . 72~ 2 . OO~/ :f2 RUN 
········,······i·········,·········, ·· f ·L , , i . 
. . . . -:- . . . . 
.7': . ~ . :-:-~ ."7".."7".. 7': ~ ~ . :-:-. T :"7".. 7': . ~ . ~ .."7".."7". ! .~.:-:-. +. ."7".. 7': . ~ . :-:- .."7". t~ .7': . ~ . :-:-: ."7".."7".. 7': 
-------~---- ~-----~----
· : : : : --:-- : : : : . 





· ~ ~ ~ ~ ~ .i ~ '1'I
V1(2) = 34.31 V? V2(2) = 43.63 V? ~V(2) = 9.313 V? 
Figure D.6 - VDS Turn Off Overshoot 
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Appendix E: Universal Buck Converter Testing 
Configuration 5 
This section shows the voltage waveforms at various locations on the universal 
Buck converter, under configuration 5 constraints. The switching frequency was 
supplied by a function generator and set at 100kHz. The converter was constructed with 
a 470 gate resistor, and a 2.2nF snubber across the SBR2060CT freewheeling diode. 
E.1 No Load Waveforms 
Figure E.1 measures the amplitude of the output noise with no load or input to the 
converter. 
1 5.00V 2 500V .--720~ 2.00~/ :f1 RUN 
. . . 
11111 1111
. I, 1'1' i· I· 1'1·1· i'I' 1'1' l.j'I' l'I'I.j. I .,~~~~~~~~~
· . . .
· . . .
· . . .
· . . .
· . . . 
......... : : .
···:·········:········T········;·········:·········:·· : . 
· . 
• r-r":......-· .. "'T"". ; ~..-""'"to r-r-. . : •• ...-...... '7""'r. _.:_ !"""".~••"'T"". P"'P.~••--. i"""T'" ••....-: _ .... 
: : : : ± : : : ~
V1(2) = 296.9mV V2(2) = -484.4mV 6V(2) = -781.2mV
Figure E.I- Vgate (ChI) and Vout (Ch 2) No Load
E.2 Full Load Conditions 
The converter was then tested at full load and table E.I shows the conditions 
during testing. Figure E.2 shows the output voltage noise measurement. The output 
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voltage was then zoomed in to get a better image of the noise in figure E.3. The diode 
voltage overshoot, that occurs when the diode turns off, can be seen in figure EA. To 
measure the MOSFET's drain to source voltage with the oscilloscope, the drain voltage 
and source voltage must be measured using two different channels as seen in figure E.5. 
Using the math function on the oscilloscope, the source voltage can be subtracted from 
the drain voltage and displayed on the scope. Figures E.6 andE.7 show the MOSFET's 
drain to source voltage undershoot and overshoot. 
Table E.I - Full Load Conditions for Configuration 5 
1 20.0V 2 5.00V ..r-720~ 2.00~/ :f1 RUN 
.. . 
.. . ~.. j j ; ; 1.. ~.. ~ ~ ~ ; . 
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
. .. . : : : : -.;.- .. . : : : : . 
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
~·""·i""""·i .. bL l : i' ! !.. L : .. · .. · .. ·l ·.. ~~
."j"": :-j. ~! '1' 1-:-1 •"j"": !:-j . ~ 1 '1' !-:-I ."j"": I :-j . ~ 1 '1' 1-:-' f 1:-j . ~ 1T' 1-:-1 •"j"": 1l' ~ 1 '1' 1-=-j' "j"": I :-j . ~! '1· 1-:-1 •"j"":
~: : : : ~ ~: : : :
... r ~ ~ ~ ~ +.. J1: ~ : ~ ~ .
· . . . . . . . . 
------~-----~-----~------:------~-----~-----~------:------~-----
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
••••••••• !•••.••••• , •••••••• i••••••••• i•••••• ··t•••••••• i••••••••• ,••••••••• i••••••••• ,••••••••• <{ 
V1(2) - 7.484 V V2(2) - 15.92 V 6V(2) = 8.438 V 
Figure E.2 - Vgate (ChI) and Vout Measurements (Ch 2) 
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1 20.0V 2 2.00V .--720~ 2.00~/ f1 RUN 
Y":'!~~"!'
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
..... : : : : --+- .. . ! : ! .......•. : .
· . .. . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
~ ~ ~ .. 1iL ~ :-- : > ~ .. IJ.. :-- .-: . 
· . . . . . . . .
· . . . . . . . .
---.---.---.------~--~---------.---
.,.,.,.,.,.,.,.,.,.,.,.,.,.,.1·'·'·'·'·'·'·'·'·'1'· ·'·'·!·'·'·'·'·I·'·'·'·'·I·'·'·'·'·I·'·'·'·'· 
~ ~ ~ ~ ~... : : : : T.. : .
... r···~·········~·········~·········~········+··,.- ~ ~ ! ~ . 
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
......... : : : : ...-:-- : : : : .
· . . . . . . . .
· . . . . . . . . 
: : : : : : : : : 2 
------~-----+-----~-----~------~-----+-----~-----~------~----- ~
V1(2) = 7.484 V V2(2) = 15.92 V ~V(2) = 8.438 V 
Figure E.3 - Vgate (ChI) and Vout Zoomed In (Ch 2) 
1 20.0V 2 20.0V .--720~ 2.00~/ f1 RUN 
r', ··,:f·r'::·:!
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
•••••••• : ••••••••• : ••••••••• : ••••••••• : •••••••• .....:- ••••••• : ••••••••• : •••• 00000:.000. 0 0 •• : ••••• 0 0 0 0 
o • 0 • 0 0 • • 0 
o 0 0 0 0 0 • • 0 
• 0 0 0 • • • • 0 
o • 0 • 0 • • • 0 
• • • 0 0 • • • • 
~""":""""':"~ : : ! ! !.. ~ : : . 
'l'I'lol·I·I'I'I'I"'I'I'I'I"'I'.'I'I·i·I'.'I'I+I'I'1'l·i·I'I'I'I·i·I'I'I'I·i·I'I'I'I'!'I'I'I'I'
- -: - - -: - - - :- - - ~ - - ~ - - "7 - - ~ - - -: - - -: - - ­
.0.00: 0 0 0 0 0 0 ••• : 0 0 0 •• 0 0:' 0 0.00000: •••• 000. 00 ••••• : •• 0 •• 00: 0 0 0 0 ••• 0.: ••••• 0 ••• : ••• 0 •••••o. 3- o. 
• • • • • ::::. 0 0 0 0 0 0 ••• :::: •• ~. ~ .-. ~ .1:::: ~. ~ .-. ~.~ ~:::::~ .-. ~.~ ~. - ==_f:::::: ~. ••••• : •• 0.00000: - - - - 0 -:-0:.000000.0:- - - - r----­••••••• - ••••••••• 
o • • • 
o 0 • • 
• 0 • 0 
• 0 0 0 
: : : : l4-?
-../ : :.. . ! :.. . . 
• • • 0 
• 0 0 • 
• 0 0 • 
o • • •
· . - . . 
V 1(2) 31.88 V V2(2) 52.19 V ~V(2) 20.31 V 
Figure EA - Vgate (ChI) and Vdiode Turn Off Overshoot (Ch 2) 
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1 20.0V 2 20.0V +-720~ 2.00~/ :f2 RUN 
... ['I : . . . . . . . .. .. i. ................ . "t .. ~'I : ~ . 'l ... ... . .
.. .~~ : : : : t ..~ : : : : . 
........., ; ; : ! : ; ; , +l
· . . . ..:.. . . . . 
'1'!'!'!'l')')'!'!'!'I'!'I'!'l'!'!'!'I'!'!'!'!'I!!'I'1'!'!'I'!'I'I'!'!'!'!'I'!'!'I'!')'!'I'I'I'I' 
.. '11.:····:·········:··,······:·········:········ -+- .. n. : : : : . 
... ~: :: :: ~ ~: +: :: ::. ....... :~ : . 
: : ~ : l : : . ~ . ~ 2 





Vavg(1)=32.04 V Vmax(1)-40.00 V Vmin(1)-25.00 V 
Figure E.5 - MOSFET Drain Voltage (Ch 1) and MOSFET Source Voltage (Ch 2) 
1 20.0V -2 20.0V +-720~ 2.00~/ f2 RUN 
........ ; ........•........ : : ~.' , , , ; .
~"""!"""'" ~.L·····!·········:········!· ! !. ·l·····:·········!······· .. 
· . . . . . . . . 
-~~ ; ;..,"~J .'.L" L,·~",t ~ i·········,· .L'·'L,:, -,-C -,-~
: : .;. ~ " 
. .. .. 
. 
- - -----_._-­i •• ::·: ••" •••••• , ••••••• i•••••• :••• ::::1:::: ...... ::::: •• , ••• :.• 
· . . . : . . . . 
·········:·········:·········~·········:········I·~··· .. : : ~ ~ . 
V1(2) 57.50 V? V2(2) 42.81 V? ~V(2) = -14.69 V? 
Figure E.6 - VDs Turn On Undershoot 
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1 20 .OV - 2 20 .OV ...-- - 720!i 2 . OO~V :f2 RUN 
········~r··'······, t~,··,········~·········,·········
~-~-}- ~-T··- ~ :~~~ ~ ~~ r~-~-T-~ -~-I~~~~~~' ~~~
'1.1l i. 'l'I'I.I'I'I'I'I.j'I'I'I'I+!'~ i 'I'I'I'!'I'I'I'I'!'I'!'I'!'L i 




.••••..••,...•••• :·i:·:······i: •••••••• '.:::.: ..I••••....'••••••••.'.......•.i•..••••• ·i·::.: ••••
......... T.. : : .~ ~ ~ ~ ~ ~ ~
V 1(2) 90.63 V? V2(2) = 98.44 V? 6V(2) 7.812 V? 
Figure E.7 - VDS Turn Off Overshoot 
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Appendix F: Universal Buck Converter Testing 
Configuration 6 
This section shows the voltage waveforms at various locations on the universal 
Buck converter, under configuration 6 constraints. The switching frequency was 
supplied by a function generator and set at 100kHz. The converter was constructed with 
a 470 gate resistor, and a 2.2nF snubber across the SBR2060CT freewheeling diode and 
MOSFET. 
F.1 No Load Waveforms 
Figure E.1 measures the amplitude ofthe output noise with no load or input to the 
converter. 
1 5.00V 2 500V r-720~ 2.00~/ f1 RUN 
......... : : : : ~ : : : : .
· . . . . . . . . 
. . . . .
· . .
· . .. .
· . .
· . . 
........ : : : : : : : : .
· . . . 
~
. . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 





· . . . ..  
1-1-'-1- i-1-1-1-1' i- - . - '-'-'-1- i -1,1-1,1, i- . . 
· . . .
· . . .
· . . .
· . . .
· . . . 
•~.~.J__ .~!_ --!__•~.l __ t. ~. _1_.~. J.~.~. J.~.~. J_ .~- ,
: : : : t : : : : 
-----~----_._----~-----_._-----~----_._----~-----_._-- ---------
: : : : 1 : : : : 
Vi (2) = -234.4mV V2(2) = 281 .3mV C:.V(2) = 515.6mV 
Figure F.I- Vgate (ChI) and Vout Measurements (Ch 2) 
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F.2 Full Load Condition 
The converter was then tested at full load and table F.1 shows the conditions 
during testing. Figure F.2 shows the maximum, minimum, and average output voltage 
measurements. The output voltage was then zoomed in to get a better image of the noise 
in figure F.3. The diode voltage overshoot, that occurs when the diode turns off, can be 
seen in figure FA. To measure the MOSFET's drain to source voltage with the 
oscilloscope, the drain voltage and source voltage must be measured using two different 
channels as seen in figure F.5. Using the math function on the oscilloscope, the source 
voltage can be subtracted from the drain voltage and displayed on the scope. Figures F.6 
and F.7 show the MOSFET's drain to source voltage undershoot and overshoot. 
Table F.I - Full Load Conditions for Configuration 6 
1 20.0V 2 s.OOV .--720~ 2.00~/ f1 RUN 
r':i,Ir"···························
· . . . . . . 
. . . . . . 
......... : : : : --:-- : :. . .
· . . . . . .
· . . . . . .
· . . . . . .
· . . . . . . 
~ ~ ~ ..ll... ~ '" ~ ~ ~ ~ ..lio.. ; ~1
· .. .
· . 
.,.,~,.,.!.,.,.,.,.!.,.,.,.,.i·,·,·,·,·!·,·,·,·,t,·~,·,.!.,.,.,.,.!.,.,.,., .. ,.,.,.,.!.,.,.,., . 
... ~ : ~ : ~ ··r····:·········~·········~·········~·········
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
.. ·· .. ···1········'1'········1'····· .. ·:········ ±·······T········1·········:·········~······· .. 
......... ~ ~ ~ ~ t ~ ~ ~ ~ ~
· . . . : . . . .
· . . . .:.. . . . . 
: : : : :l:....: : : : 
Vavg(2)-11.46 V Vmax(2)-17.66 V Vmin(2)-9.063 V 
Figure F.2 - Vgate (ChI) and Vout Measurements (Ch 2) 
104 
1 20.0V 2 5.00V +-720~ 2.00§V :f1 RUN 




























~ •.•••• '••••••••• :.1.··· ••• l••• :·:.· 'j":::' •• r.···::·: i: •••••••:i' .I~·: ••• '···:···· .j.: •••••.. oJ 
· . . .
· ~
- -' - - -' - - - "- - - ....-. - - +- - -- - - - - - --" - - -" - - ­
·1· 'l'I"'I'I'I'I"'I'I'I'I.j'I'I'I'I"'I'I'I'I+I' '1'I.j'I'I'I'I"'I'I'I'I.j'I'I'I'I"'I'I'I'I' 
: : ~ : + U.: : ~ : 
···~····l·········:·········!·········:········ i .. ~ : : ! ! . 
:.-. ~:: ~.: r· ~.~ ~.: .-. I'~ ~.: .-. ~'l ~.: .-. ~.~T.-. ~.~ ~'-r ~.~ ~.: .-. I'~ ~.: .-. ~'l ~.: .-. ~.~T.-. ~.~ ~.: r· ~.~ ~.: .-. 
......... ! ! ! ! t········l·········!·········!·········!·········~
: : : : :t.: : : : 
V1(2) = 6.172 V V2(2) - 17.00 V ~V(2) - 10.83 V 
Figure F.3 - V gate (ChI) and V out Zoomed In (Ch 2) 
1 20.0V 2 20 .OV +-720~ 2.00§V :f1 RUN 
iri:··i . !~:..::.~ .. 
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
......... : :. . : : --:- : :. . : : .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
-J ,.... ,~.:: ,L,.,....ii, .! 
'l'I'I'I·i·I'I'I'I'!'I'I'I'I·i·I'I'I'I.j'I'I'I'I+I'I'1'l·i·I'I'I'I'!'I'I'I'I'!'I'I'I'I'!'I'I'I'I' 
... ~.~::..~..~..~::.~.~..~.::.~..~.~.~:."'~"~' :_~:: .~ - ~ - - -:- - - -: - - -: - - ­
..... : : : : . 
· . . .
· . . .
': .. , :. ~.~.- ~-~~ .-. ~.~ ~,~ .-. ~.~ ~-f. ~ : : ~ .-. ~~ ~:~- ~~ ~.~~. ~~~.~-





V1(2) = 31.81 V V2(2) = 53.25 V ~V(2) = 21.44 V 
Figure FA - V gate (ChI) and Vdiode Turn Off Overshoot (Ch 2) 
105
1 20.0V 2 20.0V .-720~ 2.00~/ :f2 RUN 
... ~ : ·A················· 1""' .~ : :..j . 
'f' : + If' 
......... : : : : -.;... : : : : .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
........., : , : I : , , : ~
.'.I.'.I.~.'.'.I·'·l·I.I·'·'·l·'·'·'·'·!·'·'·'·'tl.'.1'I'!'I'I'I'I'! 'I'I"'I'!'I"'I'I'!'I'I'I'I' 
... ~••••• :· •...•••. ;.· •••• ·•• i •••....•!••••.••• i·· •••••:..••••..•:•...••••. j••••••••• ,•.•.••••• , 
~ ~ j . '... . : : . ·~I"""".- ---Mo---H-i~
. .
. . 
;t ->11I..: : 
Vavg(1)-30.75 V Vmax(1)-38.13 V Vmin(1)-23.75 V 
Figure F.5 - MOSFET Drain Voltage (Ch 1) and MOSFET Source Voltage (Ch 2) 
1 20.0V -2 20 .OV .-720~ 2 .OO~/ :f2 RUN 
·······T········:·········,·········:····· i······,········,·······:·······:·······
......... ~""""':' .[ : : + : :.. ,.; : : .
I- : :)111" • ; : : ITl'" . 
.. ·.. ·.. ·i ·.. ~· · i · .. ~ .. · · ! ! ! ! ~ .. 
-~ ~:~.,-'-~~rL'.'t" -t ~ .. ~ ~ ~L~.'t': -:~~.'~'-:
.•...•.. :i:..•••.•• :•:•:.... ::::•:•• :::i::•::::: !.••••... ~ •..• :::::::•.::.••• i••. ::::::i.• :•••.•• 
\ : \ ~ 1~: ~ :i 
V1(2) 58.89 V? V2(2) 42.83 V? ~V(2) -18.08 V? 
Figure F.6 - Vns Turn On Undershoot 
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1 20.0V -2 20 .OV +-720~ 2.00§V :f2 RUN 
......... ; ; ; ; ±.~ ; ; ; ; .
· . . . ..:.. . . . . 
: : : : + : : : : 
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. . .: : -+­ : 
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. . . .
. . . .
. . . .
. . . . 
. . . .
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: ~ ~ ~ f. ~ ~
Vi (2) 91 . 19 V? V2 (2) = 10 1 .4 V? eN (2) = 10. 19 V? 
Figure F.7 - VDS Turn Off Overshoot 
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Appendix G: Universal Buck Converter Testing 
Configuration 7 
This section shows the voltage waveforms at various locations on the universal 
Buck converter, under configuration 7 constraints. The switching frequency was 
supplied by a function generator and set at 100kHz. The converter was constructed with 
a 470 gate resistor, and a 2.2nF capacitor and 2.20 series snubber across the 
SBR2060CT freewheeling diode. 
G.1 No Load Waveforms 
Figure E.1 measures the amplitude of the output noise with no load or input to the 
converter. 
1 5.00V 2 500'0' .--1.80~ 2.00~/ f1 RUN 
.... I· i· 1·1·1· I· i· 1·1· I· .. ·1· i,', 1·1·1· i· I· 1·1· ~~~~~~~~
· . . .
· . . .
· . . .
· . . .
.. ..... 
·~·_I__ i_. __ i~_·_·L __ t·__ I__ J·~·_J·~_I_·~ 2 
. .
------t-----t-----:------:- -----t -----t-----:------:- -----t----­
V1(2) = -156.3mV V2(2) = 259.4mV ~V(2) = 415.6mV 
Figure G.I- V gate (ChI) and V out (Ch 2) No Load 
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G.2 Full Load Waveforms 
The converter was then tested at full load and table G.1 shows the conditions 
during testing. Figure G.2 shows the output voltage noise measurement. The diode 
voltage overshoot, that occurs when the diode turns off, can be seen in figure G.3. To 
measure the MOSFET's drain to source voltage with the oscilloscope, the drain voltage 
and source voltage must be measured using two different channels as seen in figure GA. 
Using the math function on the oscilloscope, the source voltage can be subtracted from 
the drain voltage and displayed on the scope. Figures G.5 and G.6 show the MOSFET's 
drain to source voltage undershoot and overshoot. 
Table G.I - Full Load Conditions for Configuration 7 
Duty Cycle 
35 
1 20.0V 2 5.00V .-1.80'§; 2.00'§;/ :f1 RUN 
r'::; tl:-:::
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
........ : : : : --:-- : : : : .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
. . . . . .. .: : I",,": ; " t . i : IlL: ; . . . .. . .. IL 1 
· . . .
· . . .
· . . .
· . . .
· . . . 
.j'": l:-j· ~j .I'I-:-I.j'":!:-j. j":"1 ·1· I-:-I 'j'": l:-j· rl '1'1-:-1 f.:-j· j":"1 ~. I-:-I'j'": 11' j":"1 ·1· Il'j'": l:-j· j":"1 '1'1-:-1 .j'": 
........ : : : : --:-- : : : : .
~ .-. ~.~ ~.~ f. ~.~ ~. ~ .-. t.~ ~. ~ .-. ~.~ ~. ~ .-. ~.~ ~!~ .-. ~.~ ~.-t ~.~ ~. ~ .-. t·~ ~. ~ .-. ~.i ~. ~ .-. ~.~ ~!~ .-. ~.~ ~. ~ f. ~.~ ~. ~ .-. 
::,:+!:,:~
V1(2) = 7.187 V V2(2) = 15.73 V ~V(2) = 8.547 V 
Figure G.2 - Vgate (ChI) and Vout (Ch 2) 
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1 20.0V 2 20.0V .-1 .80~ 2 .OO~/ :f1 RUN 
. . . . ~-----........
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· . . .
· . . .
· . . .
:: ± &' 
V1(2) - 34.69 V V2(2) 48.88 V ~V(2) 14.19 V 
Figure G.3 - Vgate (ChI) and Vdiode Turn Off Overshoot (Ch 2) 
1 20.0V 2 20.0V .-1 .80~ 2.00~/ :f2 RUN 
T . 
. . . . . . . . . : : j' ~ ~ '1' \] : 'j' ~ : . 
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Vavg(1)=32.59 V Vmax(1)=38.75 V Vmin(1)=25.00 V 




1 20.0V -2 20.0V .---1.80~ 2 .OO~/ :f2 RUN 
......... : : : .
· , .




· . . ••••••••f••••••J••••• ·.·.l ••• ·••• ·· 
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, . , , 
. . . . . . .. : :....... .: : -..:- . . . . . .. : :....... .: : .
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.:.L'l'j :..Il.i. i l'~:..I':'L'l'j :.!.:.L'l.j :.lt1.j :'I':'I~. j. Jj :.!.:.L'l.j :'I':'~'l,j :.I.:.L· 
~~~;~ ~,~ ~T.~~L~~ f~~T ~~.~.T:-:~:.~..~..~
.::.:.TF:·:1.:...
V1(1) 58.44 V? V2(1) = 48.25 V? ~V(1) = -10.19 V? 
Figure G.5 - VDS Turn On Undershoot 
1 20 .OV - 2 20 .OV .-- - 1 .80~ 2 .001§/ :f2 RUN 
· : . . l ~~ . . .
•~ .~'J.~••7"~ :~.~::': ~~::~ :~: l: :~: :7: t:~'~'I:~::~:J:~: :~: J'~ .~.J'~: .~"~
· : rt : : .l. : . fL : : ~--~~-----~----. ~-----~----~~----~--~~.· .
· . . .
· . . . 
........ : : : : ....:... : : : : .




V1C1) 92.19 V? V2C 1) 102.0 V? ~VC 1) 9.813 V? 
Figure G.6 - VDS Turn Off Overshoot 
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G.3 Battery Load Waveforms 
While the converter was still setup in configuration 7, a Yuasa NP7-12 12V 
motorcycle battery was connected to the output of the converter. The battery voltage was 
then used to supply the gate driver; but the negative node of the battery was not 
connected to ground via function generator but rather the scope probe reference clip. 
Table G.2 shows the operating conditions during testing. Figure G.7 shows the bootstrap 
capacitor's voltage reference to ground. An interesting phenomenon can be seen in 
figure G.8 when the duty cycle is reduced down to 20%, which looks the inductor is 
going into discontinuous conduction mode. The bootstrap capacitor's voltage floats on 
top of diodes cathode voltage. Since the duty cycle is so low, it appears not enough 
energy is being transferred to the inductor to keep the diode freewheeling during the 
entire off time ofthe MOSFET. This would cause the inductor to go into discontinuous 
conduction mode. The MOSFET's on time is measured in figure G.8, and when it is 
divided by the switching period produces a 21 % duty cycle. So the oscillation are 
definitely occurring when the switch is off. 




1 10 .ov 2 5.00V .,r-1 .80~ 2 .OO~/ f1 RUN 









········T .. ··· 
......... : .
......... : : : : .....;-. : : : : .
......... ~ ~ ~ ~ ~ ~ ~ ~ ~ . 
~ ~ ~ ~ t .~ ~ ~ ~ 2 
Vavg(1)-28.61 V Vavg(2)-14.87 V 
Figure G.7 - Bootstrap Capacitor Voltage (Ch 1) and Vout (Ch 2) 
1 10 .ov 2 5.00V f1 RUN 
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: I :
: I :
: I : 2
t1 4.840us t2 7.000us ~t 2. 160us l/~t = 463.0kH2 
Figure G.8 - Bootstrap Capacitor Voltage (Ch 1) and Vout (Ch 2) 
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Appendix H: Universal Synchronous Buck Converter
Testing Configuration 1 
This section shows the voltage waveforms at various locations on the universal 
synchronous Buck converter, under configuration I constraints. The switching frequency 
was supplied by a function generator and set at 30kHz. The converter was constructed 
with a 470 gate resistor, and no snubber across the MBR2045CT freewheeling diode. 
H.1 No Load Waveforms 
At this point the converter was not connected to the power supply representing the 
PV array. Figure H.I shows noise on the high side gate when the low side gate goes 
high, and figure H.2 shows noise on the low side gate turns on. The high side switch tum 
on and off transition deadtime is measured in figure H.3 and HA. Figures H.5 and H.6 
shows the output's peak and oscillating frequency to be 200mV and 323kHz. The rise 
and fall time of the MOSFET's gate voltage at no load can be seen in figure H.7 and H.9. 
The rise time equals 820ns with a fall time of 700ns. By looking at the output voltage on 
these two figures, noise is present when the gate voltage goes high and low, even with no 
input or load on the converter. 
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1 5.00V 2 5.00V ..r6 .OO~ 2.00~/ :f1 RUN 
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V1Cl) -156.3mV V2Cl) 5.156 V 6V(1) = 5.312 V 
Figure H.1- Vgate High Side Noise (Ch 1) and Vgate Low Side (Ch 2) 
1 5.00V 2 5.00V ..r6.00~ 2.00~/ :f1 RUN 
......... :: : :: .-..:-- : : .. ...... : : . 
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.................. ~~~~~~~~~~~~~~~~~~-{ : : . . . . . . . .. 2
· . . ..:. . . . . 
------~-----~-----~~----_._-----~-----._----~-----_._-----------~ : ~ ~ 1: ~ ~ ~ ~
V1(2) = -1.719 V V2(2) = 2.656 V 6V(2) = 4.375 V 
Figure H.2 - Vgate High Side (Ch 1) and Vgate Low Side Noise (Ch 2) 
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1 5.00V 2 5.00V .-6.00~ 2.00~/ f1 RUN 
· I I : :: :: 
· ; :.. l . : ; ~ t ; ~ .. . . 
: : I . : : ± : : 
· ~ :.. l . ~ ~ ~ . . . . . . .. + ~ ~ . 
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: l : : : ; : : .: ......... : ......... 
• •••••••• : ••• "1 • I . ~ : ~ . . . . . . .. ± : :....... ~ ~
......... :: :. l. ~ :: : ~ + :: :.....:: :: .I: 1. : 
: I : + : ~ ~ 2 ~ ~ ~
......... ; __....... ...........--i----+-.---..;.....,............ .......:.. l "'i""- --- .... : : . 
· I . . 
: I I : : 
: I _ :
tl = -920.0ns t2 -440.0ns ~t 480.0ns l/~t = 2.083MH2 
Figure H.3 - Vgate High Side (Ch 1) and Vgate Low Side (Ch 2) During PWM High 
1 5.00V 2 5.00V .-6.00~ 2.00~/ f1 RUN 
......... 1 ~ : j f j : .. 1..: ~ : . 
: : : : ± : : : I: : 
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tl = lO.56us t2 11.08us ~t 520.0ns l/~t = 1.923MH2 
Figure HA - Vgate High Side (Ch 1) and Vgate Low Side (Ch 2) During PWM Low 
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1 5.00V 2 500'0' 5.00~V :f1 RUN 
· . . . 
-. ~- - - - - - _.­- ..
· . . .
· . . 




· . . . 
Vi(2) = i5.63mV V2(2) = 2i8.8mV ~V(2) =203.imV 
Figure H.5 - Vgate High Side (Ch 1) and Vout Peak Oscillation (Ch 2) 
1 5.00V 2 500'0' .r5.40~ 5.00~/ :f1 RUN 
:: I 
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: ~ ~ ~ ± ~~ 1 I ~ : 0.. 
2~~~: : lY:~~'± ;I'''~~: : 't 
: I: I 
..... ± : I: I 
ti i5.20us t2 = i8.30us ~t =3.i00us i/~t 322.6kH2 
Figure H.6 - Vgate High Side (Ch 1) and Vout Oscillation Frequency (Ch 2) 
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1 5.00Y 2 500V .-- 1.07~ 500~V :f1 RUN 
I : 
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: : 2 
-~- I ~ ~
! I ­
tl - -430.0n5 t2 - 390.0n5 ~t - 820.0n5 l/~t - 1.220MHz 
Figure H.7 - Vgate High Side Rise Time (Ch 1) and Vout (Ch 2) 
1 5.00Y 2 500V .-- 1.07~ 500~5V ~1 RUN 
.: I: 
......... i i ~ i Ji + : i i : . 
: ::: I: ± : : : 
......... i :. ~ : Ji + : : i i . 
: ::: I: ± : : : : 
- - _: - - -;- ..I - :- - - - .l - - ..:. - - ....; - - -: - . - 1 
.. _ ).... _ .J __ .",i • •• 
: I: 
: : I: : .:.. : : : : 
""'I'I.j'I'I'I.,.j'I'IJI'I.j'I"'I'IJj'I'I'I'I+I'I".,.j'I""'I.j'I'I.I·I·j'I.,.,.,.j'I'I.I'I' 
: ;:: I: :t : : : : 
......... : : ; : J: + : : : : .
: ::: I: ± : : : :
......... : i ~ :. Ji t j : : : .
. I' . ..:.. . . . 
: I: : : : : : 
r--~~-~: *-.!:-,.Jn'. J~ -: : ;. . ; , . .. .. .. . 2I: t : : 
. . . . 
. .
tl = -170.0n5 t2 = 530.0n5 ~t = 700.0n5 l/~t = 1.429MHz 
Figure H.8 - Vgate High Side Fall Time (Ch 1) and Vout (Ch 2) 
H.2 Full Load Waveforms 
The converter was then tested at full load and table H.I shows the conditions 
during testing. Figure H.9 shows the maximum and minimum gate voltage 
measurements of the high side switch, while figure H.I 0 shows the maximum, minimum, 
and average output voltage. The output voltage was then zoomed in to get a better image 
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of the noise in figure H.Il. Figure H.12 and H.13 shows the PWM signal going into the 
gate driver, compared to the high side and low side gate voltages. The diode voltage 
overshoot, that occurs when the diode turns off, can be seen in figures H.14 and H.15 
compared to the high side and low side gate voltages. To measure the high side 
MOSFET's drain to source voltage with the oscilloscope, the drain voltage and source 
voltage must be measured using two different channels as seen in figure H.16. Using the 
math function on the oscilloscope, the source voltage can be subtracted from the drain 
voltage and displayed on the scope. Figures H.17 and H.18 show the high side 
MOSFET's drain to source voltage undershoot and overshoot. 
Table H.1 - Full Load Conditions for Configuration 1 
Duty Cycle 
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1 20.0V 2 5.00V ~1.20~ 5.00~/ l1 RUN 
· I 
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: : : : .. ::t : : : : 
VmaxCl)=48.75 V VminCl)--3.750 V 
Figure H.9 - Vgate High Side Measurements (Ch 1) and Vout (Ch 2) 
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1 20.0V 2 5.00V .-- 1.20~ 5 .OO~!/ ~1 RUN 
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Vavg(2)=12.06 V Vmax(2)-13.13 V Vmin(2)-11.09 V 
Figure H.10 - Vgate High Side (Ch 1) and Vout Measurements (Ch 2) 
1 20.0V 2 1.00V .-- 1 .20~ 5 .OO~/ ~1 RUN 
.................... L i..i\~ t ; :.: .. 1, .
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......... : , ·····1·· , t : , : : .






Vavg(2)-12.15 V Vmax(2)-12.78 V Vmin(2)-11.19 V 
Figure H.ll- V gate High Side (Ch 1) and Vout Measurements (Ch 2) 
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1 20.0V 2 5.00V + 1.20~ 5.00~/ ~1 RUN 
......... : . ........ ( .
.................. .
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Vavg(2)=1.821 V Vmax(2)=7.969 V Vmin(2)=-8.750 V 
Figure H.12 - V gate High Side (Ch 1) and Gate Driver PWM Input (Ch 2) 
1 5.00V 2 S.OOV + 1.20~ 5.00~/ f1 RUN 
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I ~ ~ ~ ~
Vavg(2)-1.874 V Vmax(2)-8.750 V Vmin(2)--6.562 V 
Figure H.13 - V gate Low Side (Ch 1) and Gate Driver PWM Input (Ch 2) 
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V1(2) - 34.69 V V2(2) = 45.31 V ~V(2) 10 .63 V 
Figure H.14 - V gate High Side (Ch 1) and Vdiode (Ch 2) 
1 5.00V 2 20.0V .-1.20~ 5.00~/ :f1 RUN 
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· . .... ::t 
V 1(2) 35.31 V V2(2) 45.94 V ~V(2) 10.63 V 
Figure H.15 - V gate Low Side (Ch 1) and Vdiode (Ch 2) 
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1 20.0Y 2 20.0Y .-20.8~ 5.00~/ :f2 RUN
': .........•.................ir'
........{: ·········;···1····· .········i········:·········:·····~····
r~ . ' . .. r. . 
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..... :: X 
Yavg(1)-33.19 Y Ymax(1)-38.75 V Ymin(1)-24.38 Y 
Figure H.16 - High Side Drain Voltage (Ch 1) and High Side Source Voltage (Ch 2) 























































..:. L-l·j:..1 i .. i.. . i. L'l'j :..1..:. L'l'j :..1_1=" l'j :..1..:. L' i·j :..1..:. L'l'~ :..1..:. L . ~. . i 
- - _.­ - _.­ - _.­
~ ~ ~ ~ t ~ ~ ~
V1(2) = 58.44 Y? Y2(2) 51.58 V? ~Y(2) = -8.875 Y? 
Figure H.17 - High Side Vds Turn On Undershoot 
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1 20 .ov -2 20 .OV .-20 .8~5 .OO~/ f2 RUN 
.... : . . : l . : : :
~ ~ ~_~J~_~.~L-'~l~ L~:~ j '~'_~'_~ ~ A~_~_~~~.~._~_~ l~_ ~ ~ _
· . . . .
· . . . . 





. I' I· I· I . i .i. j .j j 
.:.::::::1: .:.:::::':... :.:.:'::::::... ,::::::.: ~ .. :.::::i:.:.:.:.:':.:::::..;:.:::.:::':.:::::::
.... . : : : .:.. : : : : 
V1(2) = 92.81 V? V2(2) 102.2 V? OV(2) = 9.375 V? 
Figure H.tS - High Side Vds Turn Off Overshoot 
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Appendix I: Universal Synchronous Buck Converter
Testing Configuration 2
This section shows the voltage wavefonns at various locations on the universal 
synchronous Buck converter, under configuration 2 constraints. The switching frequency 
was supplied by a function generator and set at 30kHz. The converter was constructed 
with a 470 gate resistor with a diode in parallel, and no snubber across the MBR2045CT 
freewheeling diode. 
1.1 No Load Waveforms 
At this point the converter was not connected to the power supply representing the 
PV array. Figure 1.1 shows noise on the high side gate when the low side gate goes high, 
and figure 1.2 shows noise on the low side gate turns on. The high side switch tum on 
and off transition deadtime is measured in figure 1.3 and 104. Figures 1.5 and 1.6 shows 
the output's peak and oscillating frequency to be 151mV and 313kHz. The rise and fall 
time ofthe MOSFET's gate voltage at no load can be seen in figure 1.7 and 1.9. The rise 
time equals 810ns with a fall time of290ns. By looking at the output voltage on these 
two figures, noise is present when the gate voltage goes high and low, even with no input 
or load on the converter. 
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1 5.00V 2 5.00V .6 .OO~ 2.00~/ :f1 RUN 
........ : : --;- : : .
· . . . .
· . . . .
· . . . .





~ ~ : : .
~~.:~.:~:~.:~ -L~_~L~.:~ L~.:~-t.:~.:~J~~~~J ~:~~J:- -~.:~.:~~~~~ ~
"':':1:':"'1':"'[":'.'1"''1''''1'.':':':'''''1':'::1'''' 
......... : \ : T : ~ : 2~ ~
V1Cl) -1.562 V V2Cl) = 2.344 V ~V(1) =3.906 V 
Figure 1.1- Vgate High Side Turn Off Noise (Ch 1) and Vgate Low Side (Ch 2) 
1 5.00V 2 5.00V .6 .OO~ 2.00~/ :fl RUN 
.. .. 
:::.:: ••• ,::::::: Ji::: •••••• '. :.:::::: ,.:.: •••• ~ :•• :: •• :,.:.: •• ::: ,.: ••••••• :~::.::.:.:.:: .• :J 
1: : : + : : : I r 
. . . . . . 
. . . . . . 
·1·/·I·I·j·I·I·I·I·j·I·I·I·I·j·I·I·I·I·j·I·I·I·.+I·I·1·I·j·I·I·I·I·j·I·I'I'I·j·I·I·I·I·j·I·I'I·I· 
.........: ~ : : t ~ : : ~
~ ~ J .~~ \~C~~ '.~'~' ~.,~. ~_ ~i..~ ~ l.:~~ ~:.. ~..~ ~. ~:_.~.~
......... :....... '. . . . . . : ~ ......... ~
- - - - - - - - - -- - - - - - - -- - - - - - _.- - - - - -:""'" - - - - - - - - - - - - - - - - - _.- - - - - - - - - - - ­
~ ~ : ~ ± ~ : ~ ~
V1(2) = -1.562 V V2(2) = 2.188 V ~V(2) =3.750 V 
Figure 1.2 - Vgate High Side (Ch 1) and Vgate Low Side Turn On Noise (Ch 2) 
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1 5.00Y 2 5.00Y .6.00J§ 2.00J§/ :f1 RUN 
· : I: 
......... ; :.. 1; ; . ........ ...-:- : : .
· . .: I' :
· . . 







· . . 
......... ; :.. 1: ; .
: I: :
: I: :
· I' . •••••••• ~·r···.··· •.~·'-.J
•••.••••• ; ••••••IL i : . 
•. I: 
· I: + ~ ~ ~ r· . . . 
· I' . ..:. . . .
'1·1·1·1· i '1'1'11'11 i·1·1· I·j· i'l ·1·1·1·
· I: :
· . . 
......... ; 1; ; .
: I: :
· . . 
......... ; I; ~ .
: I: : 
· I .I. 
: 1\ I: : : 2
.........: :. ~:-..-_ --- --+-------- -- -.1 :
: I I: 
~
: I I..i.. ::t 
tl = -720.0ns t2 -200.0ns ~t 520.0ns l/~t = 1.923MH2 
Figure 1.3 - Vgate High Side (Ch 1) and Vgate Low Side (Ch 2) During PWM High 
1 5.00Y 2 5.00Y 2.00J§/ :f1 RUN 
I 
.. ..1. ; . 
.••••••.• : ..••••••• ! .•••••••• i••••••••• :•••••••• f •••••••.i•••••. ··· i•••••• ·.· .: ' . 
""'"" ,;.;" i i f i : \L .L.  """"'"""IW'i .. 
..... ~ ~ : t : : f 
. . . . . . '11.1.j'I·I·I'I'I.j. 
I 
. .1. . 
I 
. .I. . . . . . . ~ . . . . . . . . . 
......... : \~~~~~~~~~~~~~~~~~~ ~ +i
i I ~ ~
..i.. ::t ! I : 
tl = 12.00us t2 = 12.52us ~t 520.0ns l/~t = 1.923MH2 
Figure 1.4 - Vgate High Side (Ch 1) and Vgate Low Side (Ch 2) During PWM Low 
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1 5.00V 2 500V .6 .OO~ 5.00~/ :f1 RUN 
....
· .. . 
......... : : : : ..-.:-- : : : : .
· . . . . . . . .
: : : .r : : : ~ ~;;"I",.1"'I,~r;···;
· : : : ' : t : : : : .
· , , : , f······· ., , , , .
-....;: -;: -.- -.- -IT;'" :j=- ~Ik ~-- -_~ - - -~-
~F'.~;,;t'!f'.:"'--'""'!-M'---,!","-.-oj,r~-"'--"""--~: '*;...~ . : 
V1(2) 15.63mV V2(2) = 171.9mV f:N(2) 156.3mV 
Figure 1.5 - Vgate High Side (Ch 1) and Vout Peak Oscillation (Ch 2) 
1 5.00V 2 500V .6 .OO~ 5.00~/ :f1 RUN 
:: 1 
· i : ~ ~ ........ t : :; .1..: : .
~ ~ ~ . : . :: I: : 
: ::: : -+- :.; 1..: : .· : : . 
: : : : : : : I I' : 
: : : : : : : I : : 
· 
:: :: :: . . . . . .. .:: -:--: :: . :. ; I.. : : ..
: : : : : : : I : 
: : : : : : : I : 
· . . . : . : I : 
· . . . .'. . . . .'. . . . .'. . . . I . !.I . I . I . I t I . I . I . I . !.I ~~O"!.:'"i':lI.;oIo .I-.,~:"'"""' """'*"+'Joo";,,I,~........,~~
......... ~ ~ ~ ~ + ~ :; .I..: ~ .
: : : : .j. : : I 1 :.' : 
· . . • .:.. • . I . 
· : ~ ~ ~ ........ t :.. . :; 1•• : ••••••••. ; ....•.... 
: : : : ... : : I : : 
: : : : ..;. : : I : :: : : : + : : I 2: : 
tl = 16.60U5 t2 = 19.80U5 ~t 3.200U5 1/~t 312.5kHz 
Figure 1.6 - Vgate High Side (Ch 1) and Vout Peak Oscillation Frequency (Ch 2) 
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1 5.00V 2 500V .r 1 .24J§ 500~V f1 RUN 
I 
......... ; J. .. . -+- : : . . . . . . . .. . . 
: I : : : . .
- - - ...- - - - - ..- - - -- - - -" - - ­
......... : J. .. ; -+- ; ~ ; ; . 
· I ~ ! ~ : ~ : 
..... ; J. .. ; -+- ; ~ ; ~ . 
: I ~ ! ~ : ~ : 
jWJt-"""""'IIh-+~~ro'oIh~.j :..1..:.L·l·j :..1..:.L·l·j :..I..:.L·l·j :..I_-*l·j :..I..:.L-l·j :..1..:.L·l·j :..I..:.L-l·j :..I..:.L-l·j ~1..:.L·l·j ~I..:.L-
~ I ~ ! ~ : ~ ~
......... ; J ; -+- ; ~ ; ; .
~ I ~ ! ~ : ~ ~
......... i J ; -+- ; ~ ; ; .
: I: t : : : :
· . . . . . .
· . . . . . .
· . . . . . .
· . 2 
tl -260.0ns t2 550.0ns ~t = 8l0.0ns l/~t = l.235MH2 
Figure 1.7 - Vgate High Side Rise Time(Ch 1) and Vout (Ch 2) 
1 5.00V 2 500V .r 1 .24J§ 500~/ ~1 RUN 
1 
tl = -lOO.Ons t2 = 190.0ns ~t 290.0ns l/~t 3.448MH2 
Figure 1.8 - Vgate High Side Fall Time (Ch 1) and Vout (Ch 2) 
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2 
1.2 Full Load Waveforms 
The converter was then tested at full load and table 1.1 shows the conditions 
during testing. Figure 1.9 shows the maximum and minimum gate voltage measurements 
of the high side switch. The output voltage was then zoomed in to get a better image of 
the noise in figure 1.10. Figure 1.11 and 1.12 shows the PWM signal going into the gate 
driver, compared to the high side and low side gate voltages. The diode's voltage 
undershoot and overshoot can be seen in figures 1.13 and 1.14 compared to the high side 
gate voltages. The diode voltage's undershoot compared to the low side gate voltage can 
be seen in figures 1.15, and the gate voltage noise is measured in 1.16. To measure the 
high side MOSFET's drain to source voltage with the oscilloscope, the drain voltage and 
source voltage must be measured using two different channels as seen in figure 1.17. 
Using the math function on the oscilloscope, the source voltage can be subtracted from 
the drain voltage and displayed on the scope. Figures 1.18 and 1.19 show the high side 
MOSFET's drain to source voltage undershoot and overshoot. 
Table 1.1 - Full Load Conditions for Configuration 2 
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1 20.0V 2 5.00V .-14.7~ 5.00~/ f1 RUN 
•••...... !..•.••••• !;••..••• !••••••••• ;•••••.•. 1•••••••• '•..•..... i••••••••• i....•• ; ••••••..•
········.,.·······.",.,.,.,.1.,.,.,.,.1,.,. ··t·······.,.········!········.!.····· ,•. ,.".,.~
· . .
· . .
· . . 
· . . . . . . . 
......... : : : : ....;-. : : : .
· . . . . . . .
· . . . . . . .
· . . . . . . .
· . . . . . . .
· . . . . . . .
· . . . . . . . 
· : : : : -+- : : : " . 
· . . . . . . .
· . . . . . . .
· . . . . . . .
· . . . . . . .
·········,·········~·········;········,········t······ .. , ; , <{ 
VmaxCl)=48.75 V VminCl)=-8.125 V 
Figure 1.9 - Vgate High Side Measurements (Ch 1) and Vout (Ch 2) 
1 20.0V 2 1.00V .-- 14. 7~ 5 .OO~/ f1 RUN 










· : : : : --:-- : : : . 
. . . . . . . . 
. . . . . . . . 
~ ~ ~ ~ ~ ~ : : 1 
·•..•.....•.. :.•.. T:~ , ,...• r.• ! ..••. ~.;.....•.•:.:•:•.•:.• :.•. :',r. 
: : : : 1: : : : 
~_.......,.....,.-:-:----==-"='=:~...-:----:----:"-:---:---::-:-:-_---:""A=-'---=--=-~_: : : ---' +2 
VmaxCl)=49.38 V VminCl)=-10.00 V 
Figure 1.10 - Vgate High Side (Ch 1) and Vout Measurements (Ch 2) 
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1 20.0V 2 5.00V +14.7~ 5.00~/ f1 RUN 
.T 
...... -(j .........
......... : : : : .
· . . .
· . . .
· . . .
· . . .
· . . . . 





. 1'1'1·1' i· 1'1· I'!' 
..... .... ; ..."'.'!""\'."J.'·":r':'·'F':'J'·"'!::'" 
~ ~
.
....... ~ : : _: .. :.. . 
.. .. :......... ~2
: .~ ! ~. . 
......... : : : : --:- : : .
· . . . . . .
· . . . . . .
· . . . . . .
· . . . . . . 
: : : : i: : : 
Vmax(2)=9.531 V Vmin(2)=-5.625 V 
Figure 1.11- Vgate High Side (Ch 1) and Gate Driver PWM Input (Ch 2) 
1 5.00V 2 5.00V +14.7~ 5.00~/ f1 RUN 
::... ~:::
· . . . . . . .
· . . . . . . .
· . ". . . . . .
· . . . . . . . 
. ........ ~
l ~ j t ~,
'!'!'!'!"'!'I'!'!'\'I'!'I'!"'!'!'!'!",!,!,!,'fl'!'!.I"'!'!'!'!""'!'!'I'!'!'I' .!. ·I·!·!·I· 
~ ~ ~ ~ ~ ~ : ~
.: + , .~ ~ ~
~ ~ : T r~
. . . . . 2 
..................~~~~~~.~~~~·~~~~·~~4·.J·~""""':""""':"" ·.t~~~~~~h~ j ~ j '~
·········j······· .. :~········~· .. ······l········ t··· .. ···l·········~·········l·········
VmaxCl)=13.91 V VminCl)=-4.375 V 
Figure 1.12 - V gate Low Side (Ch 1) and Gate Driver PWM Input (Ch 2) 
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1 20.0Y 2 20.0Y +14.7~ 5.00~/ f1 RUN 
. . .r: ~ ~ + ~ ~ ......... ·······f ~ .
......... : : ....;-. : :......... . .
· . . . . 
,0 • • • •
· . . . .
· . . . .
· . . " . 




· . . . . 









. . . . . . 
· : : : : -+- : : : : .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
: :..... : : j: : : : : 
Y1(2) = 250.0mY Y2(2) -2.375 Y ~Y(2) -2.625 Y 
Figure 1.13 - V gate High Side Measurements (Ch 1) and Vdiode Undershoot (Ch 2) 
1 20.0Y 2 20.0Y +14.7~ 5.00~/ f1 RUN 
.........: ,~ : , ! , (i .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . 
· : : : : . . . .. .. --:-- : : : . . . . .. . . 
· . . . . . . .
· . . . . . . .
· . . . . . . .
· . . . . . . . 
: : . : : : : : : 1 







~~:':: ~~~:~-::'~~ i'" ,,", T ,.,-, .. ,,,. f"" T '-::'1:':: ~~,~!~-::,~ ~:~ ~~'_:~J~~: ,::' ""i T ,"-,." 
~ ~.. · .. · 1 T ···T t·.. · .. · ·T·· .. ·..T · ..




· ..,:... :... . . . . : -=- . . . : : : . 
· . t.... . : :......... ~ ...... ~& ... ~. •~ ~
Y1(2) = 35.25 Y Y2(2) 43.88 Y ~Y(2) 8.625 Y 
Figure 1.14 - V gate High Side Measurements (Ch 1) and Vdiode Overshoot (Ch 2) 
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1 5.00V 2 20.0V ..r14.7~ 5.00~/ f1 RUN 
. .r~ .... i-"' .. ·-~!..~·····~·········i········· ·······r~·········.... ·-·)·-····- .... ·'-""': · 
· . . . .
· . . . .
· . . . .
· . . . .
· . . . . 
......... 
·: :. . .: :. .~
· . . . .
· . . . .
· . . . .
· . . . . 
................... ''': :.::" ._..:..j :"':" ._..:. ...: :..::.. ._..:. ...: :..' -t .:....: :"':" '-' ~ :......... . :...:.. L.:.·..: :"':" ._.14i
: . : : .;. :r : : : 





. . . . . . . . . : : : : -;-. : : : : ,..
· . . . . . . . .
· . . . . . . . .
· . . . . . . . .
· . . . . . . . . 
: :.... : : ;t : : : : 
V1Cl) = -531.2mV V2Cl) -4.406 V ~V(l) = -3.875 V 
Figure 1.15 - Low Side Gate Voltage Undershoot (Ch 1) and Vdiode (Ch 2) 
1 5.00V 2 20.0V ..r14.7~ 5.00~/ :f1 RUN 
::" y::: 
: :[ : : : : : : [:
......... :........ ': ........ :......... :.. ... ... f ........ :........T .: .........j .. .. ... 
. -:-:. ':"'7':-:-1 :7"..-:-.. -:-:, ':"'7. :-:- ..-:-. ~-:-.. -:-:. ':"'7.~ ..-:-..-:-. r' ':"'7.:-:- .. ~ ..-:-.. -:-: . ~.:-:- ..-:- ~.-:-:. ':"'7 :-:-~ .-:-..-:-.. -:-: 
......... ~ ~ ~ ! ~, : ~ ~ ~
~ ,- ~.~ ~,~i ~~ ~,~ ,-!i~ ~,~ ,-. ~1 ~,~ ,- ~.~T,- ~~ ~'T ~~ ~,~ ,- i: ~,~ ,- ~1 ~,~ ,-;~ T,- ~1 ~,T ~.~ ~,~,~
......... : ~.: ~ ~ ~.! ·T .. ··· .. ·~ .. ·.. ·..T.. ·· ..










~ ~ ~ ········~·········1·········~······ .. ·~·········
..... :::t:::: 
V1Cl) = -2.875 V V2Cl) = 5.594 V ~V(1) = 8.469 V 
Figure 1.16 - Vgate Low Side Noise (Ch 1) and Vdiode (Ch 2) 
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1 20.0V 2 20.0V .-14.7~ 5.00~/ f2 RUN 
." 























Vavg C1) =32 .83 V Vmax C1)=4 1 .88 V Vm inC 1) =23. 13 V 
Figure 1.17 - High Side Drain Voltage (ChI) and High Side Source Voltage (Ch 2) 
1 20.0V -2 20.0V .- 14.7~ 5 .OO~/ f2 RUN 
......... : ; , :: :::~ ~_i:. :J: :.:.!:.::.: ::::::'::::. :.!::: :::: 
......... : : : : .






...... . . . : : : : -+- : ; : .
· . . . . . . .
· . . . . . . .
· . . . . . . .
· . . . . . . .
.. ... 
· ',. iii






- - - .- - - _. ­
· . 
) ~. ! ~ I ~ ~ ~ ~
V1(1) 58.38 V? V2(1) = 48.75 V? 6V(1) = -9.625 V?
Figure 1.18 - High Side Vds Turn On Undershoot
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· . . . . . .
......... : : : : --:- : : .
· . . . . . .
· . . . . . .
· . . . . . .
· . . . . . .
· . . . . . . 






: :... : : :*: : : 
V1(1) = 93.37 V? V2(1) = 105.6 V? ~V(1) 12.25 V? 
Figure 1.19 - High Side Vds Turn Off Overshoot 
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Appendix J: Universal Synchronous Buck Converter 
Testing Configuration 3 
This section shows the voltage waveforms at various locations on the universal 
synchronous Buck converter, under configuration 3 constraints. The switching frequency 
was supplied by a function generator and set at 30kHz. The converter was constructed 
with a 47D gate resistor with a diode in parallel, and no snubber across the SBR2060CT 
freewheeling diode. 
J.1 No Load Waveform 
At this point the converter was not connected to the power supply representing the 
PVarray., Figure J.l measures the peak ofthe output voltage oscillation, while figure J.2 
Measure the peak to peak voltage of the output noise. 
1 5.00V 2 500V .-5.90~ 5.00~/ f1 RUN 
: ; : .... .::!: ::: 
~ ~ ~ ( ~



















~ ~ .~ ~ t ~ ~ ~ ~
::::: :.::, ... ::::::':::.:::: :,:.::: :'.: ,.::::::. ~ ::::.:::il.. :::::·.:: :::: i':::':: :".::::' ::: ~;
"'I'!'!'!"'!'I'!'!'!'/')'I'!'I'I"')'!'I'I'I·'t l '!"')'!'!'!'I'I'!"'!'!'!'!'I"'I'I'!'I'I'/')' 
~ [ ~ ~ + ~ ~ ~ j 
-_-_I-- -~-.-: :-- -" -'--,', 1_ -- -J-- --'- ..~:- -L-~L-- --" -- --'­
--- .~ ...... ;.....,. -.-. ....':,..,.. ......-' _. : -,.. ,~ . ...,. ....... '''''": -' ....- ~: - r:;­
o • • • • •
· . . . . .
· . . . . . 
: : : .... .::t :::
V1CZ) = 78.1ZmV VZCZ) = -15.63mV 6VCZ) = -93.75mV 
Figure J.1- Vgate High Side (Ch 1) and Vout Oscillation (Ch 2) 
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1 5.00V 2 500V .-5.90~ 5.00~/ :f1 RUN 
: ..... : y : 
: f : : : 
......... ~ ·1· ~ + ~ ~ .
. . 
.................. : -+- : : .
· . . .
· . . .
· . . . 
~'.;.' '..:,,'.;.;' ~~ .;.0' 0..;'.~ .;.,.';';"';"'.!""': ;",; ..,: f' ill. . , . . .. ......:.... ~~•• !Po' ~
·1'1' 1 ·1· i '1· I' I· I· 
_.. : In. ~ 2
· ... _:. 
- T ·· ..
· .
. .. 
- - - - - _:.... - - - - - .:. - - - - - ..; - - - - -...-:- - - - - -~ - - - - - .:. - -- - - ..; - - - - - _:- - - - - _:.... - - - - ­
V1(2) = -406.3mV V2(2) = 718.7mV 6V(2) = 1.125 V 
Figure J.2 - Vgate High Side (Ch 1) and Vout Peak Noise (Ch 2) 
J.2 Full Load Waveforms 
The converter was then tested at fun load and table J.1 shows the conditions 
during testing. Figure 1.3 shows the high side gate voltage and output voltage. The 
output voltage was then zoomed in to get a better image of the noise during high side 
MOSFET tum on and off, in figure J.4 and J.5.The delta V measurement displays the 
maximum amplitude of noise seen, which was difficult capture an image ofbecause of 
the fast amplitude variations. Figure J.6 and J.7 shows the PWM signal going into the 
gate driver, compared to the high side and low side gate voltages. The diode's voltage 
undershoot and overshoot can be seen in figures 1.8 and 1.9 compared to the high side 
gate voltages. The noise on the low side gate voltage compared to the diode turning on 
and off, can be seen in figures 1.10 and J.11. To measure the high side MOSFET's drain 
to source voltage with the oscilloscope, the drain voltage and source voltage must be 
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measured using two different channels as seen in figure J.12. Using the math function on 
the oscilloscope, the source voltage can be subtracted from the drain voltage and 
displayed on the scope. Figures J.13 and J.14 show the high side MOSFET's drain to 
source voltage undershoot and overshoot. 
Table J.1 ..,... Full Load Conditions for Configuration 3 
lout (A) Pout (W) 
12.53 147.2 
1 20.0V 2 5.00V ..r17.8~ 5.00~/ f1 RUN 
,.-: : 

































· . . . . . .lr. · ... . . . . . r.
. : : + : : : .... ..... :
· . . . . . .
· . . . . . .
· . . . . . .
· . . . . . .
· . . . . . . 
......... : : : -:- : : : .
· . . . . . .
· . . . . . .
· . . . . . .
· . . . . . .
· . . . . . .
· . . . . . . 2
......... : : : --;-- : : : . ......... ~
· . . . . . .
· . . . . . .
· . . . . . .
· . . . . . . 
: : : ;t : : : 
Figure J.3 - V gate High Side (Ch 1) and V out (Ch 2) 
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1 20.0V 2 2.00V ..r17.8~ 5.00~/ :f1 RUN 
.... 
~: : 
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VI(2) = 8.188 V V2(2) = 16.19 V ~V(2) = 8.000 V 
Figure JA - Vgate High Side (Ch 1) and Vout Zoomed In (Ch 2) During PWM High 
1 20.0V 2 2.00V r17.8~ 5.00~/ :f1 RUN 
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V1(2) = 11.19 V V2(2) = 12.56 V ~V(2) 1.375 V 
Figure J.5 - Vgate High Side (Ch 1) and Vout (Ch 2) High Side Gate Turn OffNoise 
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1 20.0V 2 5.00V .-17.8~ 5.00~/ ::f1 RUN 
r ; . 
: 1 
........ ~ ......... ~
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Figure J.6 - Vgate High Side (Ch 1) and Gate Driver PWM Input (Ch 2) 
1 5.00V 2 5.00Y ~17.8~ 5.00~/ ::f1 RUN 
............ ......... ~
......... : : : : --:-- : : .
· . . . . . .
· . . . . . .
· . . . . . . 
· . . . . . . 
: ~: : : ;t : : 
Figure J.7 - Vgate Low Side (Ch 1) and Gate Driver PWM Input (Ch 2) 
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1 20.0V 2 20.0V .-17.8~ 5.00~/ :f1 RUN 
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V1(2) =.-62.50mV V2(2) = -2.438 V 6V(2) = -2.375 V 
Figure J.8 - V gate High Side (Ch 1) and Vdiode Turn On Undershoot (Ch 2) 
1 20.0V 2 20.0V .-17.8~ 5.00~/ :f1 RUN 
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V1(2) = 37.44 V V2(2) = 47.56 V 6V(2) = 10.13 V 
Figure J.9 - V gate High Side (Ch 1) and V diode Turn Off Overshoot (Ch 2) 
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1 5.00V 2 20.0V +17.8~ 5.00~/ :f1 RUN 
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V1C1) = -53 1 . 2mV V2 C1) = 8. 656 V CN C1) 9. 188 V 
Figure J.10 - V gate Low Side Noise (Ch 1) and Vdiode (Ch 2) During Diode Turn Off 
1 5.00V 2 20.0V +17.8~ 5.00~/ :f1 RUN 
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ViCl) = -531.2mV V2Cl) = -4.937 V ~VCi) = -4.406 V 
Figure J.ll- V gate Low Side Noise (Ch 1) and Vdiode (Ch 2) During Diode Turn On 
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Vavg(1)-36.13 V Vmax(1)-45.00 V Vmin(1)-23.75 V 
Figure J.12 - High Side Drain Voltage (Ch 1) and High Side Source Voltage (Ch 2) 
1 20.0V -2 20.0V .-17.8~ 5.00~/ f2 RUN 
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V1(1) = 58.88 V? V2(1) 44.44 V? 6V(1) -14.44 V? 
Figure J.B - High Side Vds Turn On Undershoot 
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1 20.0V -2 20.0V .-17.8~ 5.00~/ f2 RUN 
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V1(1) 95.75 V? V2(1) = 111.3 V? ~V(1) = 15.56 V? 
Figure J.14 - High Side Vds Turn Off Overshoot 
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Appendix K: Universal Synchronous Buck Converter
Testing Configuration 4 
This section shows the voltage waveforms at various locations on the universal 
synchronous Buck converter, under configuration 3 constraints. The switching frequency 
was supplied by a function generator and set at 30kHz. The converter was constructed 
with a 47Q gate resistor with a diode in parallel, and 2.2nF snubber across the 
SBR2060CT freewheeling diode. 
K.1 Full Load Waveforms 
The converter was then tested at full load and table K.1 shows the conditions 
during testing. Figure J.3 measures the high side gate voltage undershoot compared to 
the output voltage. The output voltage was then zoomed in to get a better image ofthe 
noise during high side MOSFET turn on and off, in figure K.2 and K.3. The diode's 
voltage undershoot and overshoot can be seen in figures KA and K.5 compared to the 
high side gate voltages. Figure K.6 shows the output voltage compared to the diode 
voltage. 
Table K.l - Full Load Conditions for Configuration 4 
Duty 
Vin (V) lin (A) Pin(W) Vout (V) lout (A) Pout (W) Cycle TJ (%) 
36.5 4.47 163.2 12.17 12.53 152.5 35 93.4 
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1 20.0V 2 5.00V .17 .8~ 5.00~/ f1 RUN 
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r: : 
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V1(1) = -1.750 V V2(1) = -9.313 V 6V(1) = -7.562 V 
Figure K.1 - Vgate High Side Undershoot (Ch 1) and Vout (Ch 2) 
1 20.0V 2 2.00V .17.8~ 5.00~/ f1 RUN 
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V1(2) = 8.000 V V2(2) = 15.75 V 6V(2) = 7.750 V 
Figure K.2 - Vgate High Side (Ch 1) and Vout Noise (Ch 2) During PWM High 
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1 20.0V 2 2.00V r17.8~ 5.00~/ f1 RUN 
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V 1(2) = 11.44 V V2 (2) 12.81 V CN (2) 1 .375 V 
Figure K.3 - V gate High Side (Ch 1) and V out Noise (Ch 2) During PWM Low 
1 20.0V 2 20.0V r15.8~ 5.00~/ f1 RUN 
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V 1(2) 187.5mV V2(2) -2.063 V CN(2) -2.250 V 
Figure K.4 - V gate High Side (Ch 1) and Vdiode Turn On Undershoot (Ch 2) 
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1 20.0V 2 20.0V r15.8~ 5.00~/ :f1 RUN 
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V1(2) = 36.44 V V2(2) = 43.56 V ~V(2) = 7.125 V 
Figure K.5 - V gate High Side (Ch 1) and V diode Turn Off Overshoot (Ch 2) 
1 2.00V 2 20.0V r20.0~ 5.00~/ :f2 RUN 
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Figure K.6 - V out (Ch 1) and Vdiode (Ch 2) 
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Appendix L: Analysis of Senior Project Design 
This section is used to fulfill the requirements outlined in appendix C of the 
Senior Project Handbook. 
L.1 Summary of Functional Requirements 
The universal Buck and synchronous Buck converters act as DC transformers, and 
allow for the PV arrays voltage to be stepped down to a lower voltage level. One benefit 
of these converters over the standard Buck and synchronous Buck topologies, is that they 
allow for the output current of the converter to be greater than the input current. This is 
not possible with the standard topologies, because the PV array is a current source. 
Which means the maximum output current would coincide with a duty cycle of 100%, 
and the output current would equal the input current. By placing a capacitor at the 
converter's input, the pulsating current required for the Buck topologies to function 
properly can be supplied. Allowing for the average output current to be larger than the 
PV array's current. 
The converters that were designed, prototyped, and analyzed, were integrated into 
a much larger project know as the Cal Poly Sustainable Power for Electrical Resources 
(SuPER) project. The goal ofthe SuPER project is to develop a stand alone photovoltaic 
(PV) unit that can supply the energy needs of a single family home, and decrease the 
dependency on fossil fuels. A stand alone PV system is one that is not connected to the 
electrical grid, and uses a battery for energy storage. 
L.2 Primary Constraints 
Table 1.1 shows theoriginal converter specifications when the project was 
started. Originally a 500kHz switching frequency was specified for the converters, but 
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the switching losses at this frequency were quite large. Typically the switching 
frequency is increased to decrease the inductor and capacitor size, but since size is not an 
issue the switching frequency was decreased in order to make the converter more 
efficient. 
L.3 Economics 
The converter prototype schematics can be seen in figures 3.20 and 4.5. Tables 
L.1 and L.2 shows the component price breakdown for the universal Buck converter, and 
the total cost ofthe prototype came to $27.86. Tables L.3 and L.4 shows the component 
price breakdown for the universal synchronous Buck converter, and the total cost of the 
prototype came to $37.56. The main difference in cost between the two converters is due 
to the inductor used in the synchronous version. This price difference can be reduced if a 
different inductor is selected in the future. Note that not all parts were purchased, but 
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Table L.l- Universal Buck Converter Component List 
Component Description Part # Newark Part # Mouser Part # Price ($) 
C1 1000IJF 50ZLH1000M16X25 38M6924 0.78 
C2 1000IJF 50ZLH1OOOM16X25 38M6924 0.78 
C3 1000IJF 50ZLH1OOOM16X25 38M6924 ----- 0.78 
C4 3.31JF DD-3R3 19F300 0.24 
C5 0.11JF 
C6 1000IJF 50ZLH1000M16X25 38M6924 0.78 
C7 3.31JF DD-3R3 19F300 ----- 0.24 
C8 0.11JF 
C9 0.471JF 




C14 1C1 OX7R222K1 OOB 66C6015 ----­2.2nF ---- ----- ------0.25 
R1 68kQ
1.2kQR2 ---- ---- ----- ---­
D1 16V V Zener 1N4745A 18M3510 0.04 
D2 Ultra-Fast Diode 1N6622 
D3 Schottky Diode MBR2045CTPBF 63J7963 1.25 
D4 Ultra-Fast Diode MUR120G 863-MUR120G 0.24 
L 56IJH 1140-560K-RC 63K3399 7.61 
M1 MOSFET IRF3205ZPBF 37J1434 ---- 2.06 
M2 MOSFET IRF3205ZPBF 37J1434 ----- 2.06 
U1 Gate Driver IRS2117PBF 21M6598 2.20 
U2 Buffer MM74C906N 58K1928 2.37 
U3 Linear Reoulator UA7805CKCS 02H5525 0.72
-----Total 22.52 
Table L.2 - Miscellaneous Universal Buck Converter Components 
Description Part # Newark Part # Price ($) Quantitv Total ($) 
Heatsinks 411320B02500 19M5087 1.19 2 2.38 
Insulators 175-6-210P 46F7846 0.68 2 1.36 
8 Pin DIP Socket 11 0-44-308-41-001 000 04M0615 0.35 1 0.35 
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Table L.3 -Universal Synchronous Buck Converter Components 
Component Description Part # Newark Part # Mouser Part # Price ($) 
C1 1000IJF 50ZLH1OOOM16X25 38M6924 0.78 
C2 1000IJF 50ZLH1OOOM16X25 38M6924 0.78 
C3 1000IJF 50ZLH1OOOM 16X25 38M6924 0.78 I 
C4 3.31JF DD-3R3 19F300 ----- 0.24 
C5 0.11JF ----­
C6 50ZLH1OOOM16X25 38M6924 
C7 3.31JF DD-3R3 19F300 0.24 
1000IJF --- ----- ----- -----0.78 
C8 0.11JF ----­
C9 0.471JF 




01 Ultra-Fast Diode MUR120G 863-MUR120G --- ----- - --- -----0.24 
02 Schottky Diode IVIBR2045CTPBF ----­63J7963 1.25 
03 Super Barrier Diode SBR2060CT 
04 Ultra-Fast Diode MUR120-E3/4 76K7747 0.37 
05 Ultra-Fast Diode MUR120-E3/4 76K7747 0.37 
L 500IJH IHV15BJ500 70-IHV-15-500 18.58 
M1 MOSFET IRF3205ZPBF -----37J1434 2.06 
M2 MOSFET IRF3205ZPBF 37J1434 ---- 2.06 
U1 Gate Driver IRS2004PBF 21M6594 1.70
-----Total 30.35 
Table LA - Miscellaneous Universal Synchronous Buck Converter Components 
Description Part # Newark Part # Price ($) Quantitv Total ($) 
Heatsinks 411320B02500 19M5087 1.19 3 3.57 
Insulators 175-6-210P 46F7846 0.68 3 2.04 
8 Pin DIP Socket 110-44-308-41-001000 04M0615 0.35 1 0.35 
14 Pin DIP Socket SPC15513 82K7800 1.25 1 1.25 
Total 7.21 
L.4 Manufacturing on a Commercial Basis 
Millions ofpeople around the world don't have access to electricity, and some 
developing countries lack the resource to construct a centralized electrical grid. The 
SuPER project can be used to supply the energy needs for these people, without 
increasing the demand for fossil fuels and carbon dioxide emissions. Currently the 
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system is in the prototyping phase, and a cost competitive version is still years away. But 
the overall goal is to bring the cost of the system down to $500, making it an affordable 
energy solution for millions. 
L.5 Environmental 
The biggest environmental concerns surrounded around the project involves 
disposal of the used battery and lead found on the electronic components. There is not 
much that can be done about the waste generated by the used batteries, but making sure it 
gets disposed ofproperly. lfthe batteries are properly maintained their overall life 
expectancy can be increased, which will in tum decrease the amount ofwaste generated. 
lflead free versions of the electronic components were available, they were used instead 
of their lead containing counter parts. 
L.6 Manufacturability 
Since the converters and SuPER system are still in the prototyping phase, 
manufacturing issues have not been looked at. Once the final version of each are 
developed, and a decision is made on what components will be kept or added to the 
system, the manufacturing process can be looked at more closely. 
L.7 Sustainability 
The only component of the SuPER system that will require attention throughout 
its proposed 20 year life span is the battery. Currently a Deka absorbed glass mat valve 
regulated lead acid battery is used in the system, to minimize maintenance issues. The 
battery should last four to five years ifproperly used, if a new battery type that can last 
20 years is used the mean time between failure can be extended to the life ofhe entire 
system. Also, since the energy source is a PV array, no fossil fuels are consumed in the 
154
production of electricity. This will help decrease the demand for fossil fuels, and carbon 
dioxide emissions. As electronic components evolve over the years, the current system 
components can be easily upgraded with the latest technology. 
L.S Ethical 
There is really no negative ethical implications related to the project. The systems 
overall goal is to supply affordable electricity, generated by a renewable source, to 
millions ofpeople around the world. 
L.g Health and Safety 
The only real health concern was addressed in L.5, and electrical safety is the only 
real hazard of the system. As longer as the system is properly built, and made weather 
proof, there should really be no concerns about electrical safety. Since the system runs 
on low voltage, less than 50V, the likely hood of someone being injured is minimal. 
L.10 Social and Political 
If the SuPER project can reach its goal of an overall system cost of $500, it will 
become an affordable means of electricity production. The SuPER system can be used to 
supply a water pump, refrigerator, lighting, and any other device that runs on DC voltage. 
By supplying electricity to those who currently don't have access to it, the quality oflife 
for millions ofpeople can be greatly improve. 
L 11 Development 
Although several papers were found containing topologies similar to the universal 
Buck and synchronous Buck converter, none were found that actually explained how to 
design the converters. During the development of these two converters, the equations for 
determining the input capacitor's size and RMS current rating were derived. This 
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allowed for easier component selection since they no longer needed to be selected by trial 
and error, but the actual values required to meet the specifications could be calculated. 
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